

Ultrahigh Voltage Gain DC-DC Boost Converter with ZVS Switching Realization and Coupled Inductor Extendable Voltage Multiplier Cell Techniques

Parham Mohseni, Shamim Mohammadsalehian, Md. Rabiul Islam, *Senior Member, IEEE*, Kashem M. Muttaqi, *Senior Member, IEEE*, Danny Sutanto, *Senior Member, IEEE*, and Peyman Alavi

Abstract— In this paper, a novel ultrahigh voltage gain dc-dc boost converter with expandable diode-capacitor voltage multiplier (VM) cells is presented. The diode-capacitor VM cells and coupled inductors are employed in the presented topology to provide a higher voltage gain. Also, the main and the auxiliary power switches of the presented converter operate with zero voltage switching (ZVS). The coupled inductors' leakage inductances control the rates of the current drop in the voltage multiplier diodes, which decreases their reverse recovery losses markedly. Moreover, the voltage stresses on all capacitors and semiconductors are reduced significantly. In this converter, the number of voltage multiplier cells, and the coupled inductors turn ratios provide three degrees of design freedom. These degrees of freedom are used to set the desired voltage stresses of the semiconductors within the desired range and to provide a high voltage gain at optimum duty cycles. The design and theoretical analysis of the presented converter are discussed. Finally, the performance of the presented converter is validated using a 500 W, 40 V/380 V laboratory prototype converter, and the experimental results confirm the theoretical calculation.

Index Terms— Coupled inductor, diode-capacitor voltage multiplier cells, ultrahigh step-up dc-dc converters, zero voltage switching.

I. INTRODUCTION

NOWADAYS, designing and implementing the efficient dc/dc converters have attracted significant attention. These converters are implemented to convert a dc input voltage to a desired output voltage. Buck and Boost converters are the most well-known types of dc-dc converters which are used to decrease and increase the dc voltage levels, respectively. [1]-[3]. In the case of Boost converters, due to the lower level of the input voltages in the required applications, high voltage gain capability is required [4]. To achieve a high voltage-gain, the

duty cycle must be set to be significantly high in the conventional boost converters, which can lead to high power loss. Hence, the use of high step-up dc-dc structures to produce a high voltage range with a lower duty cycle is a great solution for these applications [5]-[6].

Various techniques to raise the voltage gain of the dc-dc converters were presented in the reported literature, such as the use of coupled inductors, transformers, and voltage multiplier modules [7]-[8]. The most important characteristics for a desired topology are the cost, size, and efficiency. In general, the use of many passive elements in the high voltage gain topology not only increases the cost but also reduces the efficiency of the topology [9]-[10]. By increasing the switching frequency in the dc-dc converters, the cost and the size can be reduced. However, the high switching frequencies may cause high switching losses [11]. Thus, many other converter topologies were introduced as optimal topologies in terms of cost, size, and losses. The main losses of the dc-dc converters are due to the losses in the power switches and power diodes due to reverse recovery losses [12]. Thus, hard switching operation should be avoided to ensure lower converter losses [13]-[19].

To reduce the switching losses and the reverse recovery issues of the diodes, three main types of soft-switching, operations are usually used, (i) zero voltage switching (ZVS), (ii) zero current switching (ZCS), and (iii) zero voltage zero current switching (ZVZCS) conditions.

By turning on the power switches and turning off the power diodes under ZCS, the switching losses and reverse recovery issues of the diodes in [20]-[21] are eliminated. Furthermore, by combining coupled inductors and VM cells, not only a high voltage-gain but also low voltage stress across the power semiconductor switching devices can be obtained. Because of the many elements needed in such converter topologies, the topologies face increased control complexity, cost, and a spike in turn-off losses. Various topologies to obtain high voltage gains and ZVS capabilities have been proposed in [22]-[28]. In [24]-[25], the power switches are turned on with soft-switching and the diodes are turned off with zero currents, which eliminates the reverse recovery issues. In [24], it was reported that the number of power switches and the voltage stresses across the voltage multiplier capacitors are high. Furthermore, in [25], it was reported that not only the number of power switches is high, but also the design and implementation of the coupled inductors are complicated. These disadvantages raise the volume, expense, and complexity of the topologies.

Manuscript received September 01, 2020; revised December 03, 2020; accepted December 23, 2020.

Parham Mohseni, Md Rabiul Islam, Kashem M. Muttaqi, and Danny Sutanto are with the Faculty of Engineering and Information Sciences, University of Wollongong, Wollongong, 2522, Australia. (E-mail: parham.mohseni.71@gmail.com, mrislam@uow.edu.au, kashem@uow.edu.au, soetanto@uow.edu.au).

Shamim Mohammadsalehian is with the Department of Electrical and Computer Engineering, Faculty of Engineering, Mohaghegh Ardabili University, Ardabil, 5619911367, Iran, (Corresponding author e-mail: shamim.mohammadsalehian@gmail.com).

Peyman Alavi, is with the Department of Electrical and Computer Engineering, University of Tabriz, Tabriz, 51666, Iran. (E-mail: peymanalavi95@gmail.com).

In this paper, a new ultra-high step-up dc-dc converter with expandable diode-capacitor VM cells is proposed. The main contributions of the proposed converter are:

- Ultrahigh voltage gain and soft-switching performance can be achieved with a minimum number of power switches and elements compared with other converters with the same function.
- The voltage stress across all the capacitors is minimum. This feature reduces the cost and volume of the converter significantly.
- The clamped capacitors are used in a technique to clamp the voltage stress across the diodes and switches and increase the converter voltage gain.
- The size of the second coupled inductor is small. Also, it is used not only to raise the converter voltage gain but also to produce the ZVS performance for the power switches.

As a result, in this structure, the number of elements is reduced, resulting in the reduced volume, cost, and complexity of the converter. Therefore, based on these features, the converter is a good candidate for Boost converters to provide a high voltage gain with an optimum number of components.

II. PROPOSED EXTENDABLE ULTRA-HIGH STEP-UP DC-DC CONVERTER

The topology of the proposed ultra-high step-up dc-dc converter with expandable diode-capacitor voltage multiplier cells is shown in Fig. 1. This figure shows that the proposed topology consists of two coupled inductors, one main switch, an auxiliary switch, and several VM cells made up of capacitors, and diodes. In Fig. 1, V_{in} , V_{out} , and R_{out} indicate the voltage of the input source, the voltage of the output load, and the load resistance, respectively. Also, D_1 and D_2 are the boost diodes. The diodes and the capacitors of the M th stage of the diode-capacitor VM cells are $D_{VM(2M-1)}$, $D_{VM(2M)}$, and $C_{VM(2M-1)}$, $C_{VM(2M)}$, respectively. The main and auxiliary switches are S and S_{AUX} , respectively, and the snubber capacitor of the main switch, S , is C_S . Also, C_{C1} and C_{C2} are the clamped capacitors of the converter. Fig. 1 shows that the turn ratios of the coupled inductors are $n = n_s/n_p$ and $N = N_s/N_p$. L_{LK1} , L_{LK2} , and L_{m1} , L_{m2} are the leakage inductances and the magnetic inductances of the coupled inductors, respectively.

In this paper, to analyze and describe the proposed ultra-high step-up dc-dc converter easily, one stage of the diode-capacitor VM cells is chosen. Figs. 2 and 3 show the eight operational modes of the proposed topology and their key waveforms, respectively.

Mode I [$t_0 - t_1$]: The main switch S , and the auxiliary switch S_{AUX} are off at t_0 . However, in this mode, the current of L_{LK1} (i_{LK1}) has a positive value and a negative current flows through L_{LK2} (i_{LK2}). The summation of i_{LK1} and i_{LK2} is negative, thus switch S and the anti-parallel diode of S (D_S) conduct a negative current. Thus, the relationship related to this mode is given as follows:

$$i_{LK1} > 0, i_{LK2} < 0, |i_{LK2}| > |i_{LK1}|, i_s = (i_{LK1} + i_{LK2}) < 0 \quad (1)$$

In the diode-capacitor cells, D_{VM1} and D_{VM2} are in the off-state and on-state, respectively.

Mode II [$t_1 - t_2$]: Diode D_{VM1} starts conducting while diode D_{VM2} turns off at t_1 . Thus, the capacitor, C_{VM1} , is charged via the current of the coupled inductors' secondary side, and the capacitor, C_{VM2} , is discharged into the load (R_{out}). Also, in this mode, the magnetic and leakage inductances are charged.

Mode III [$t_2 - t_3$]: Like the previous mode of operation, the capacitors, C_{VM1} , and C_{VM2} , in the diode-capacitor cells are charged and discharged, respectively. Also, the negative current through the main switch S reaches zero at t_2 , which leads to the switch turn-on under ZVS. The following equations express the voltage and current of the coupled inductors:

$$V_{Lm1} = [L_{m1}/(L_{LK1} + L_{m1})]V_{in} \quad (2)$$

$$V_{Lm2} = [L_{m2}/(L_{LK2} + L_{m2})]V_{Cc1} \quad (3)$$

$$i_{Lm1}(t) = i_{Lm1}(t_2) + (L_{m1}V_{in}/(L_{LK1} + L_{m1}))(t - t_2) \quad (4)$$

$$i_{Lm2}(t) = i_{Lm2}(t_2) + (L_{m2}V_{Cc1}/(L_{LK2} + L_{m2}))(t - t_2) \quad (5)$$

$$i_{LK1}(t) = i_{Lm1}(t) + ni_{DVM1}(t) = i_{LK1}(t_2) + (L_{LK1}V_{Cc2}/(L_{LK1} + L_{m1}))(t - t_2) \quad (6)$$

$$i_{LK2}(t) = i_{Lm2}(t) + Ni_{DVM2}(t) = i_{LK2}(t_2) + (L_{LK2}V_{Cc2}/(L_{LK2} + L_{m2}))(t - t_2) \quad (7)$$




Fig. 1. The presented ultrahigh step-up dc-dc converter with expandable diode-capacitor VM cells.




Fig. 2. Key waveforms of the presented topology.




Fig. 3. The proposed converter in various operational modes: (a) mode I, (b) mode II, (c) mode III, (d) mode IV, (e) mode V, (f) mode VI, (g) mode VII, and (h) mode VIII.

Mode IV [$t_3 - t_4$]: By turning off switch S at t_3 , the current i_{LK2} charges the snubber capacitor of the main switch (C_S) to $(V_{C_{C1}} + V_{C_{C2}})$. Also, it discharges the snubber capacitor of the auxiliary switch (C_{SAUX}) from $(V_{C_{C1}} + V_{C_{C2}})$ to zero. The voltage across switch S increases because of the charging of the snubber capacitor C_S . Thus, the main switch turns off with a lower current and voltage, which provides near to soft turn-off. Because of the short duration of this mode ($t_3 - t_4$), the currents are assumed to be constant, which is given in (8):

$$t_{3-4} \approx C_{S1} [V_{C_{C1}} (i_{LK1}(t_3) + i_{LK2}(t_3))] \approx C_{SAUX} V_{C_{C2}} / i_{LK2}(t_3) \quad (8)$$

The capacitors in the diode-capacitor VM cells have the same prior behavior.

Mode V [$t_4 - t_5$]: At the end of mode IV, the voltage across switch S_{AUX} reaches zero, then a negative current through the auxiliary switch causes the anti-parallel diode of the auxiliary switch (D_{SAUX}) to turn on at t_4 . As D_2 and D_{SAUX} conduct, the currents i_{LK1} and i_{LK2} flow through the capacitors C_{C1} and C_{C2} , respectively, charging the capacitors. The charging currents of the capacitor C_{C2} can be expressed in (9):

$$i_{LK2}(t) = i_{C_{C2}}(t) \approx \left(\frac{-L_{LK2} V_{C_{C2}}(t)}{(L_{LK2} + L_{m2})} \right) \frac{\sin(\omega_4(t - t_4))}{Z_4} + i_{LK2}(t_4) \cos(\omega_4(t - t_4)) \quad (9)$$

where $Z_4 = \sqrt{(L_{m2} + L_{LK2}) / C_{C2}}$ and $\omega_4 = 1 / \sqrt{(L_{m2} + L_{LK2}) C_{C2}}$. The currents of these inductances decrease because the negative voltages drop across the leakage and the magnetizing inductances. Moreover, the leakage inductances L_{LK1} and L_{LK2} cause the secondary side current of the coupled inductors to decrease to zero current at the end of this mode. It is to be noted that L_{LK1} and L_{LK2} control the rate of current falling in the VM diodes, which solves the diodes reverse recovery problems.

Mode VI [$t_5 - t_6$]: However, in this mode, when diode D_{VM1} turns off, diode D_{VM2} starts conducting, thus, C_{C1} and C_{C2} are charged. Also, diode D_2 continues conducting the current i_{LK1} . The auxiliary switch via the anti-parallel diode D_{SAUX} conducts the resonant loop current. Furthermore, capacitor C_{VM1} is discharged into the output load and the secondary side current of the coupled inductors charges capacitor C_{VM2} .

Mode VII [$t_6 - t_7$]: The voltage across the S_{AUX} was stable at zero in the former mode of operation, so it can be turned on under ZVS at t_6 . The diodes and capacitors of the diode-capacitor cells and the main switch are in a quasi-condition state in comparison with that in mode VI. The relationship between the coupled inductors voltage and current are given as follows

$$V_{L_{m1}} = \left[L_{m1} / (L_{LK1} + L_{m1}) \right] (V_{in} - V_{Cc1}) \quad (10)$$

$$V_{L_{m2}} = \frac{1}{N} \left(\frac{(V_{Cc1} - V_{in}) n L_{m1}}{L_{LK1} + L_{m1}} - V_{C_{VM2}} \right) \quad (11)$$

$$i_{L_{m1}}(t) = i_{L_{m1}}(t_6) - \left(\frac{L_{m1} (V_{Cc1} - V_{in})}{L_{LK1} + L_{m1}} \right) (t - t_6) \quad (12)$$

$$i_{L_{m2}}(t) = i_{L_{m2}}(t_6) - \frac{1}{N} \left(\frac{(V_{in} - V_{Cc1}) n L_{m1}}{L_{LK1} + L_{m1}} + V_{C_{VM2}} \right) (t - t_6) \quad (13)$$

$$i_{LK1}(t) = i_{D1}(t) = -n i_{D_{M2}}(t) + i_{L_{m1}}(t) = i_{LK1}(t_6) - \left(\frac{L_{m1} (V_{Cc1} - V_{in})}{L_{LK1} + L_{m1}} \right) (t - t_6) \quad (14)$$

$$i_{LK2}(t) = -N i_{D_{M2}}(t) + i_{L_{m2}}(t) = i_{LK2}(t_6) - \left(\frac{L_{LK2} (V_{Cc2} + V_{L_{m2}})}{L_{LK2} + L_{m2}} \right) (t - t_6) \quad (15)$$

Mode VIII [$t_7 - t_8$]: The auxiliary switch is turned off at t_7 , and the snubber capacitor C_{SAUX} starts charging to $(V_{Cc1} + V_{Cc2})$ in this mode of operation. Moreover, the parallel capacitor of the main switch starts conducting and the voltage reduces from $(V_{Cc1} + V_{Cc2})$ to zero. Providing ZVS for the main switch requires extraction of enough energy from the leakage inductances, L_{LK1} and L_{LK2} , to charge the parallel capacitor of switch S , as expressed in (16):

$$L_{LK2} \geq \left[(C_S + C_{SAUX}) (V_{Cc1} + V_{Cc2})^2 + L_{LK1} i_{LK1}^2(t_7) \right] / i_{LK2}^2(t_7) \quad (16)$$

Finally, the converter operation period is completed at the end of this operational mode.

III. STEADY STATE STUDY

The following assumptions are considered in this paper: (i) short periods ((t_0-t_2) , (t_4-t_6) , and (t_7-t_8)) are ignored, (ii) ideal semiconductor characteristics are used, (iii) leakage inductances are ignored in the calculation, and (iv) a constant current is assumed to flow through the magnetizing inductances during switching.

A) Voltage Gain

The clamp capacitor voltage, V_{Cc1} is similar to the output voltage of the traditional boost structure, which is given by (17):

$$V_{Cc1} = V_{in} / (1-d) \quad (17)$$

where d is the duty cycle of the converter. Moreover, the voltage across the clamp capacitor C_{C2} can be expressed as:

$$V_{Cc2} = d V_{in} / (1-d)^2 \quad (18)$$

Using KVL in the third operational mode, (19) is obtained:

$$V_{C_{VM1}} = V_{C_{VM4}} - V_{C_{VM2}} = \dots = n V_{in} + N V_{Cc1} = n V_{in} + N V_{in} / (1-d) \quad (19)$$

Furthermore, by using KVL in mode VII, (20) is obtained:

$$V_{C_{VM2}} = V_{C_{VM3}} - V_{C_{VM1}} = \dots = \frac{n d V_{in}}{1-d} + N V_{Cc2} = \frac{N d V_{in}}{(1-d)^2} + \frac{n d V_{in}}{1-d} \quad (20)$$

According to (17) and (20), the output voltage is given by:

$$V_{out} = V_{Cc1} + V_{Cc2} + V_{C_{VM1}} + V_{C_{VM2}} = \frac{N + n(1-d) + 1}{(1-d)^2} V_{in} \quad (21)$$

By considering the M -cells of the diode-capacitor voltage multiplier cells, the voltage gain from which (22) is obtained:

$$\frac{V_{out}}{V_{in}} = \frac{1 + M (n(1-d) + N)}{(1-d)^2} \quad (22)$$

The impact of the leakage inductances is ignored in the previous equations. Thus, (22) indicates the ideal voltage gain. The impact of the leakage inductances can be expressed as:

$$\frac{V_{out}}{V_{in}} = \frac{M ((1-d)n + N) + 1}{(1-d)^2 \left(1 + \frac{2f_s}{R_{out}} (n^2 L_{LK1} + N^2 L_{LK2}) \left(\left(\frac{M}{d} \right)^2 + \left(\frac{M}{1-d} \right)^2 \right) \right)} \quad (23)$$

B) Design of Capacitor C_S

To achieve a near to soft turn-off for switch S , the snubber capacitor C_S is implemented. When the switch S is turned off, the snubber capacitor charges. The voltage across the switch rises slightly, and the switch turns off under near to zero voltage switching. According to the various operational modes presented in Section II, the summation of the currents i_{LK1} and i_{LK2} flows to C_S . Regarding the turn-off delay time $t_{d(OFF)}$ of the main switch from its datasheet, an equation can be obtained for the snubber capacitor C_S as given in (24):

$$C_S \geq (t_{d(OFF)} / (V_{Cc1} + V_{Cc2})) [i_{LK1}(t_3) + i_{LK2}(t_3)] \Big|_{I_{out-max}} \quad (24)$$

where I_{out} is the output current.

C) Coupled Inductors Design

The average current in the proposed converter, which passes through the magnetizing inductance L_{m1} can be calculated as:

$$I_{L_{m1}} = \frac{1 + M (N + (1-d)n)}{(1-d)^2} I_{out} \quad (25)$$

The magnetizing inductance current ripple $\Delta I_{L_{m1}}$ is given by:

$$\Delta I_{L_{m1}} = d V_{in} / L_{m1} f_s \quad (26)$$

where f_s is the switching frequency.

To provide continuous conduction mode (CCM) for the input current, the average value of the current passes through the inductance L_{m1} should be greater than half of the ripple of its current and can be expressed as:

$$L_{m1} \geq \left(\frac{(1-d)^2}{1 + M (n(1-d) + N)} \right)^2 \frac{d R_{out}}{f_s} \quad (27)$$

Also, the average current passes through L_{m2} can be calculated by (28):

$$I_{L_{m2}} = \frac{M (N + (1-d)n) + d}{(1-d)} I_{out} \quad (28)$$

Also, the current ripple of L_{m2} is given by (29):

$$\Delta I_{L_{m2}} = \frac{V_{in} d}{L_{m2} (1-d) f_s} \quad (29)$$

In modes I, II, and VII, the addition of the currents $i_{L_{m1}}$ and $i_{L_{m2}}$ should be negative to achieve soft-switching turn-on condition for switch S , and finally, (30) is obtained:

$$L_{m2} < \frac{d V_{in}}{2 f_s (I_{L_{m1}} - \frac{\Delta I_{L_{m1}}}{2} + I_{L_{m2}} - \frac{M (n + N)}{(1-d)} I_{out}) (1-d)} \quad (30)$$

It should be noted that the worst conditions for providing ZVS are the maximum working duty cycle and full-load conditions. Therefore, to guarantee soft-switching conditions, the value of L_{m2} should be designed for maximum working duty cycle and

full-load condition. Thus, it can be noted that by designing in the mentioned conditions, ZVS is achievable in all lower output powers and duty cycles, even at the minimum output power (0.1 full-load) and duty cycle.

D) Voltage and Current Stresses

The voltage stress on diode D_2 is equal to the clamp capacitor C_{C1} voltage. According to (17) and (22), the drop in the voltage stress of this component is expressed as (31):

$$V_{D2} = \frac{V_{in}}{1-d} = \frac{V_{out}(1-d)}{1+M(N+n(1-d))} \quad (31)$$

Also, the voltage stress on diode D_1 is equal to the clamp capacitor C_{C2} voltage. By using (17) and (22), the voltage stress on diode D_1 can be obtained as (32):

$$V_{D1} = V_{C_{C2}} = \frac{dV_{in}}{(1-d)^2} = \frac{dV_{out}}{1+M(n(1-d)+N)} \quad (32)$$

The voltage stresses on the main and auxiliary switches are equal, which are given by:

$$V_S = V_{SAUX} = V_{C_{C1}} + V_{C_{C2}} = \frac{V_{in}}{(1-d)^2} = \frac{V_{out}}{M((1-d)n+N)+1} \quad (33)$$

The number of VM cells M and the turn ratios n and N affect the voltage stress across the VM diodes. The voltage stress across each of these diodes is equal, which can be given by (34):

$$V_{D_{VM1}} = V_{D_{VM2}} = \dots = \frac{N+n(1-d)}{(1-d)^2} V_{in} = \frac{N+n(1-d)}{1+M(n(1-d)+N)} V_{out} \quad (34)$$

The average current that passes through switch S is expressed as (35):

$$I_S = dI_{L_{m1}} + dI_{L_{m2}} + (n+N)MI_{out} \quad (35)$$

The peak current when VM diodes D_{VM1} , D_{VM2} , ... conduct can be obtained according to amp-sec balance law for the VM capacitors, which can be expressed as (36) and (37):

$$I_{D_{VM1}(peak)} = I_{D_{VM4}(peak)} = \dots = \frac{2I_{out}}{d} \quad (36)$$

$$I_{D_{VM2}(peak)} = I_{D_{VM3}(peak)} = \dots = \frac{2I_{out}}{(1-d)} \quad (37)$$

Furthermore, the peak currents that pass through diodes D_1 and D_2 can be expressed as (38):

$$I_{D1(peak)} = I_{D2(peak)} = I_{L_{m1}} + \frac{dV_{in}}{2L_m f_s} + \frac{nMI_{out}}{d} \quad (38)$$

E) Design of the Number of the Voltage Multiplier Cells and Turn Ratios

By considering the required optimum duty cycle and the desired output voltage for the proposed structure, the number of diode-capacitor voltage multiplier cells M , and the turn ratios n and N values can be determined. Based on (34), it can be concluded that the number of diode-capacitor voltage multiplier cells M affects the voltage stress on the voltage multiplier diodes. Thus, considering the peak inverse voltage of the chosen diodes (V_D^{Max}), the number of the employed diode-capacitor voltage multiplier cells M can be calculated as:

$$M \geq \frac{(n(1-d)+N)V_{out} - V_{D_{VM}}^{Max}}{(n(1-d)+N)V_{D_M}^{Max}} \quad (39)$$

The turn ratios of the coupled inductors affect the voltage stress across the switches and voltage gain. Therefore, according to the drain-to-source break-down voltage of the chosen power switches $V_{(BR)DSS}$, the value of the turn ratio N is designed and can be expressed as follows:

$$n \geq \frac{V_{out} - V_{(BR)DSS} - NMV_{(BR)DSS}}{M(1-d)V_{(BR)DSS}} \quad (40)$$

The value of N can be obtained based on the desired voltage gain. Thus, according to the available input voltage V_{in} , the value of turn ratio N can be calculated as:

$$N = \frac{V_{out} - V_{in} - n(1-d)MV_{in}}{V_{in}} \quad (41)$$

F) Voltage Multiplier and Clamped Capacitors Design

In the presented topology, the voltage ripples across the capacitors should be within acceptable ranges to ensure an approximately constant output voltage. Therefore, designing the values of capacitors is essential. Thus, regarding the admissible voltage ripples across the capacitors, the values of capacitors can be computed.

Considering mode VII, the value of clamp capacitor C_{C1} can be calculated as (42):

$$C_{C1} \geq \frac{(1-d)n+N+d(2-d)}{(1-d)\Delta V_{C_{C1}} f_s} I_{out} \quad (42)$$

Also, considering mode III, the value of the second clamp capacitor C_{C2} is obtained as:

$$C_{C2} \geq \frac{dI_{out}}{\Delta V_{C_{C2}} f_s} \quad (43)$$

The values of voltage multiplier capacitors can be calculated as:

$$C_{VM1} = C_{VM4} = \dots \geq \frac{I_{out}(1-d)}{\Delta V_{C_{VM}} f_s} \quad (44)$$

$$C_{VM2} = C_{VM3} = \dots \geq \frac{I_{out}d}{\Delta V_{C_{VM}} f_s} \quad (45)$$

G) Efficiency and Loss Distribution

The RMS values of the component currents should be calculated to determine the mathematical efficiency of the presented topology. The equations of the RMS currents with their values (considering the characteristics presented in Table II) are tabulated in Table I. Also, the calculated loss breakdown of the laboratory prototype is presented in Table II. The equivalent series resistances of the coupled inductors' primary and secondary sides are denoted as r_{LP} and r_{LS} , respectively. Furthermore, in the proposed converter the core loss of each elected first and second cores at $f_s=100$ kHz are 1.3 W and 0.43 W, respectively. The power switches, power diodes, capacitors resistances, and the forward voltage of the power diodes are r_{DS} , r_D , r_C , and V_F , respectively.

IV. CLOSED-LOOP CONTROL SYSTEM DESIGN

In order to regulate the output voltage to a constant value a proper control method is required. To design a proper closed-loop control system, the converter's small-signal model is required. The state-space averaged model that is discussed in [29], is utilized to obtain the proposed converter's small-signal

model. In this structure, the currents of the magnetizing inductances (i_{Lm1} and i_{Lm2}) and the voltages of the clamp capacitors (V_{Cc1} and V_{Cc2}) are considered as the state variables. Thus, the small-signal model of the presented structure with $M=1$ can be defined as (46):

$$\dot{\tilde{x}} = A\tilde{x} + B\tilde{u} \quad ; \quad \tilde{y} = C\tilde{x} \quad (46)$$

where \tilde{x} , \tilde{y} and \tilde{u} are the state variables vector, output variables vector, and control signals vector, respectively. Regarding the method discussed in [29], the fixed matrixes $A_{n \times n}$, $B_{n \times r}$, and $C_{m \times n}$ can be obtained. It should be noted that n , m , and r are defined as the number of state variables, the number of output variables, and the number of control signals, respectively.

$$\tilde{x}^T = [\tilde{i}_{Lm1} \quad \tilde{i}_{Lm2} \quad \tilde{v}_{Cc1} \quad \tilde{v}_{Cc2}]; \quad \tilde{u} = [\tilde{d}]; \quad \tilde{y} = [\tilde{v}_{out}] \quad (47)$$

The pole placement control method by the feedback of the integral state, which is shown in Fig. 4, can be a suitable control method for the proposed topology. In this control method, to locate the system's closed-loop poles to any appropriate areas via an appropriate design of the state-feedback gain matrix, the control system is required to be completely state controllable. From Fig. 4, (48) and (49) can be defined.

$$\tilde{u} = -K_x \tilde{x} - K_q \dot{\tilde{x}} \quad (48)$$

$$\dot{\tilde{x}} = r - \tilde{y} = r - C \tilde{x} \quad (49)$$

In the above equations, r is the reference signals vector for the output variables and q is the integrator output. To investigate the complete state controllability of the system, the controllability matrix Φ_c , which can be defined as follows, should be obtained.

$$\Phi_c = [B' | A'B' | A'^2 B' | \dots | A'^{n-1} B'] = [B' | A'B' | A'^2 B' | A'^3 B'] \quad (50)$$

The rank of the matrix Φ_c should be complete $rank(\Phi_c) = n = 4$, to ensure that the system is completely state controllable.

Combining (46) and (49), the following matrixes can be obtained from the open-loop state matrixes:

$$\begin{bmatrix} \dot{\tilde{x}}(t) \\ \dot{\tilde{q}}(t) \end{bmatrix} = \underbrace{\begin{bmatrix} A' & 0 \\ -C' & 0 \end{bmatrix}}_{\hat{A}'} \begin{bmatrix} \tilde{x}(t) \\ \tilde{q}(t) \end{bmatrix} + \underbrace{\begin{bmatrix} B' \\ 0 \end{bmatrix}}_{\hat{B}'} \tilde{u}(t) + \begin{bmatrix} 0 \\ I \end{bmatrix} r(t); y(t) = [C' \quad 0] \begin{bmatrix} \tilde{x}(t) \\ \tilde{q}(t) \end{bmatrix} \quad (51)$$

Also, the defined system in (51) should be completely state controllable. Therefore, if the rank of the matrix P is $m+n$, it can be concluded that the system is completely state controllable. The matrix P and its rank are defined as follows:

$$P = \begin{bmatrix} B' & A' \\ 0 & -C' \end{bmatrix}; \quad rank(P) = m + n = 5 \quad (52)$$

Equation (52) ensures the availability of a feedback matrix $K = [K_x \quad K_q]$, which can locate the closed-loop poles in any desired areas. From Fig. 4, the state feedback matrix can be imported to the system of control as follows:

$$\tilde{u}(t) = -K \begin{bmatrix} \tilde{x}(t) \\ \tilde{q}(t) \end{bmatrix} = \begin{bmatrix} -K_x & -K_q \end{bmatrix} \begin{bmatrix} \tilde{x}(t) \\ \tilde{q}(t) \end{bmatrix} \quad (53)$$

where K_q is integral gain constant and K_x is state feedback gain matrix.

Importing (53) into (51), the state space form of the closed-loop control system is obtained as follows:

$$\begin{bmatrix} \dot{\tilde{x}}(t) \\ \dot{\tilde{q}}(t) \end{bmatrix} = \begin{bmatrix} A' - BK_x & -BK_q \\ -C' & 0 \end{bmatrix} \begin{bmatrix} \tilde{x}(t) \\ \tilde{q}(t) \end{bmatrix} + \begin{bmatrix} 0 \\ I \end{bmatrix} r(t); y(t) = [C' \quad 0] \begin{bmatrix} \tilde{x}(t) \\ \tilde{q}(t) \end{bmatrix} \quad (54)$$

By determining the appropriate closed-loop poles (eigenvalues) of (54), the value of the feedback matrix K can be obtained via the toolbox of the control system of MATLAB software. The designed control system will track the input reference $V_{out,ref}$ without any steady-state error because it has an integrator. The obtained bode-plots of the proposed system before and after implementing the pole-placement controller are illustrated in Fig. 5. To have a stable system, the gain margin of the system should be greater than 10, and the phase margin of the system should be obtained between 60° and 80°. Fig. 5 shows that the gain and phase margins of the converter system before implementing the controller are -57.6 and -40.2°, respectively. This means that the converter system is not stable before implementing the controller. After implementing the closed-loop pole-placement controller the gain and phase margins of the system are 10.7 and 69.3°, respectively. Therefore, the gain and phase margins of the closed-loop system have been optimized.




Fig. 4. Closed-loop control system schematic.




Fig. 5. Bode-plots for the transfer function of the output voltage

TABLE I
VARIOUS RMS VALUES OF THE CONDUCTING CURRENTS THROUGH THE COMPONENTS

$I_{L1,Secondary}^{RMS} = I_{L2,Secondary}^{RMS} = I_{out} / \sqrt{d(1-d)} = 2.5 A$	$I_{C_{VM1}}^{RMS} = I_{out} \sqrt{(1-d)/d} = 1.25 A$	$I_{L2,Primary}^{RMS} = (n(1-d) + N + d) I_{out} / (1-d) = 5 A$
$I_{L1,Primary}^{RMS} = (1 + (1-d)n + N) I_{out} / (1-d)^2 = 12.5 A$	$I_{C_{VM2}}^{RMS} = I_{out} \sqrt{d/(1-d)} = 1.25 A$	$I_{SMCX}^{RMS} = (n(1-d) + N + d) I_{out} / \sqrt{(1-d)} = 3.54 A$
$I_S^{RMS} = \sqrt{d} ((2-d)(1+N+n(1-d)) + (1-d)^2) I_{out} / (1-d)^2 = 8.84 A$		$I_{Cc2}^{RMS} = \sqrt{([n(1-d) + N + 2d - 1] I_{out} / \sqrt{1-d})^2 + d I_{out}^2} = 2.8 A$
$I_{Cc1}^{RMS} = \sqrt{(1-d)((d(2-d) + n(1-d) + N) / (1-d)^2) + d([N + n(1-d) + 1] / (1-d))^2} I_{out} = 9.1 A$		$I_{D_{VM1}}^{RMS} = I_{out} / \sqrt{d} = 1.77 A$
$I_{D_{VM2}}^{RMS} = I_{out} / \sqrt{1-d} = 1.77 A$	$I_{D1}^{RMS} = \sqrt{d} (3-d) I_{out} / (1-d)^2 = 8.84 A$	$I_{D2}^{RMS} = \sqrt{1-d} (3-d) I_{out} / (1-d)^2 = 8.84 A$

TABLE II
LOSS DISTRIBUTION AND ANALYSIS OF EFFICIENCY

Type of power losses	Loss [W]	(Loss/Loss ^{Total})
Core and conduction losses of the inductors	2.85	18.65 %
Conduction loss of S and S_{AUX}	0.73	4.78 %
Forward voltage loss of the diodes	8.1	53.01 %
Conduction loss of the diodes	1.69	11.06 %
Conduction loss of the capacitors	1.91	12.5 %
Total loss	15.28	Eff.%=97.03

$V_{in}=40$ V, $P_{out}=500$ W, $V_{out}=400$ V, $N=n=1$, $f_s=100$ kHz, $d=0.5$
 $r_{LP1}=2.48$ m Ω , $r_{LS1}=6.5$ m Ω , $r_{LP1}=1.54$ m Ω , $r_{LS1}=3.3$ m Ω
 S, S_{AUX} : IRFP4668PbF, $r_{DS}=r_{DS-AUX}=8$ m Ω
 D_1 and D_2 : NTSV30H100CT, D_{VM1} and D_{VM2} : SBR20U150CT
 $V_{F1}=V_{F2}=0.52$ V, $r_{D1}=r_{D2}=10$ m Ω , $V_{F-VM1}=V_{F-VM2}=0.62$ V
 $r_{DVM1}=r_{DVM2}=20$ m Ω , $r_{CVM1}=r_{CVM2}=30$ m Ω , $r_{Cc1}=r_{Cc2}=20$ m Ω

TABLE IV
THE EXPERIMENTAL PROTOTYPE SPECIFICATIONS

Parameter	Value
Duty cycle, output power	$d=0.5$, $P_{out}=500$ W
Input and output voltages	$V_{in}=40$ V, $V_{out}=380$ V
Switching frequency	$f_s=100$ kHz
Power Switches S and S_{AUX}	IRFP4668PbF
Coupled inductors	$L_{m1}=70$ μ H, $L_{m2}=10$ μ H
Diodes D_1, D_2, D_{VM1} , and D_{VM2}	SBR10U300CT
Clamped capacitors	C_{C1} : 220 μ F, 160V; C_{C2} : 100 μ F, 160 V
Voltage multiplier capacitors	22 μ F, 160V
Snubber capacitor	$C_s=50$ nF

V. PERFORMANCE COMPARISON

To determine the positives and negatives of the proposed structure, a comparison study, amongst the proposed structure and previously presented structures, is discussed in this section. The comparison results of the presented structure are summarized in Table III. Also, considering $n = 2$, the comparison results of the presented structure with the previous structures in terms of voltage gain and the voltage stress on the semiconductors are shown in Figs. 6 - 8. The comparison of the proposed converter with other topologies based on voltage gain versus various duty cycles is illustrated in Fig. 6. This figure demonstrates that the presented structure can provide the highest voltage gain with a minimum number of power switches and elements compared with structures with the same functions, especially the converters with ZVS performance. Table III shows that the number of elements in this structure is less than the number of elements in most of the other topologies (it is less than the number of elements in all of the soft-switching structures). Therefore, it is important to note that it is possible to obtain ultra-high voltage gains at optimum duty cycles.

The maximum normalized voltage stress across the main switch (V_s/V_{out}) versus the voltage gain is shown in Fig. 7. This figure indicates that the voltage stress across the power switches for a minimum number of elements ($M=1$) is lower than those from most of the other converters and the values are acceptable. Furthermore, the voltage stress across the switches declines significantly by raising the number of diode-capacitor voltage multipliers M .

Fig. 8 demonstrates the normalized maximum voltage stress on the diodes (V_D/V_{out}). Fig. 8 demonstrates that in the presented topology, the voltage stress on the diodes is within an admissible limited area. Moreover, the value reduces significantly by raising the number of diode-capacitor voltage multipliers M . Thus, by employing power switches with low

voltage ratings in the presented topology, it is feasible to reduce the cost and conduction losses.

Fig. 9 shows the experimental efficiency comparison of the presented converter with the other reported converters. Fig. 9 shows that the proposed converter efficiency is the highest at 200 to 500 W output power ranges. Although the efficiency of the converter in [13] is a bit higher than the proposed converter efficiency at 100 to 200 W output powers, it is designed to work at these power ranges. Therefore, as it is obvious in the figure, its efficiency is going to be lower than the proposed converter efficiency at higher powers.

The comparison of the total voltage stresses across the utilized capacitors between the proposed converter and formerly presented structures is shown in Fig. 10. Fig. 10 shows that the total voltage stress across the capacitors of the proposed converter is minimum and equal to 1. Therefore, this allows the converter designer to use capacitors that can tolerate low voltage stresses. This feature reduces the size and cost of the converter.




Fig. 6. Comparison of voltage gain versus various duty cycles.




Fig. 7. Comparison of maximum voltage stress on switches versus voltage gain.




Fig. 8. Comparison of maximum voltage stress on diodes versus voltage gain.




Fig. 9. Experimental efficiency comparison of the proposed converter.




Fig. 10. Comparison of total voltage stress across the utilized capacitors with $n=1$.

In addition to all of the mentioned merits, it can be added that in the presented topology, three degrees of freedom (n , N , and M) are provided for the designer to obtain the desired voltage gain and voltage stresses for the semiconductors with optimum duty cycle ranges. This amount of design flexibility has not been provided to the previously presented structures.

VI. EXPERIMENTAL RESULTS

To validate the theoretical results, the experimental tests are carried out on a 500 W experimental prototype of the presented topology. The experimental setup and prototype photographs of the proposed converter are presented in Fig. 11. Table IV presents the specifications of the implemented laboratory

prototype and Figs. 12-17 show the experimental results. Figs. 12(a) and 12(b) show the current through the leakage inductances L_{LK1} and L_{LK2} , and the waveforms of the input voltage and the capacitor C_{C2} .





Fig. 11. Laboratory hardware test setup and prototype photographs of the proposed converter: a) hardware test setup, b) laboratory prototype.

TABLE III
COMPARISON OF THE PRESENTED CONVERTER WITH PREVIOUSLY PRESENTED STRUCTURES

Ref.*	Voltage Gain	Normalized Maximum voltage Stress on switches	Normalized Maximum voltage Stress on diodes	Number of					Soft Switching of Switches
				$M. C.^*$	S^*	D^*	C^*	$T. D.^*$	
[7]	$(1+nd)/(1-d)^2$	$1/(1+nd)$	$(n+1)/(1+nd)$	3	1	6	4	14	-
[8]	$n(2-d)/(1-d)^2$	$d/n(2-d)$	$1/(2-d)$	2	2	5	4	13	-
[11]	$(1+2d)/(1-d)$	$1/(1+2d)$	$1/(1+2d)$	3	1	3	5	12	-
[13]	$(1+3d)/(1-d)$	$1/(1+3d)$	$2/(1+3d)$	3	2	2	3	10	-
[14]	$(1+d+nd)/(1-d)^2$	$1/(1+d+nd)$	$(1+n)/(1+d+nd)$	4	1	4	5	14	-
[15]	$(1+n)/(1-d)^2$	$1/(1+n)$	$n/(1+n)$	2	1	5	4	12	-
[17]	$((M+2)-(M+1)d)/(1-d)$	$1/((M+2)-(M+1)d)$	$1/((M+2)-(M+1)d)$	$1+M$	1	$3+M$	$3+2M$	$8+4M$	-
[18]	$(n+2)/(1-d)$	$1/(n+2)$	$(n+1)/(n+2)$	2	1	3	4	10	-
[24]	$(1-d+n(2-d))/(1-d)^2$	$1/(1-d+n(2-d))$	$n(2-d)/(1-d+n(2-d))$	2	3	3	4	12	ZVS
[25]	$[(1-d)^2+n(2-d)]/(1-d)^2$	$1/[(1-d)^2+n(2-d)]$	$n/[(1-d)^2+n(2-d)]$	2	4	4	5	15	ZVS
[26]	$(3-d)/(1-d)$	$2/(3-d)$	$2/(3-d)$	3	2	5	3	13	ZVS
[27]	$n/(1-d)$	$1/n$	1	4	4	4	2	14	ZVS
[28]	$3n/(1-d)$	$1/n$	1	4	4	6	2	16	ZVS
Prop.*	$(M(2-d)n+1)/(1-d)^2$	$1/(M(2-d)n+1)$	$M(2-d)n/(M(2-d)n+1)$	2	2	$2+2M$	$2+2M$	$8+4M$	ZVS

C^* : Capacitor; D^* : Diode; Prop.*: Proposed converter; $M. C.^*$: Magnetic core; Ref.*: Reference; S^* : Switch; $T. D.^*$: Total device.




Fig. 12. Experimental results at 0.5 kW output power: a) input voltage V_m and the conducting current through leakage inductance L_{LK1} , b) voltage across the clamped capacitor C_{C2} and the conducting current through leakage inductance L_{LK2} , and c) voltage and current of the main switch S .




Fig. 13. Experimental results at 0.5 kW output power: a) voltage and current of the auxiliary switch S_{AUX} , b) voltages across the diodes D_1 and D_2 , and c) voltage and current of voltage multiplier diode D_{VM1} .




Fig. 14. Experimental results: a) voltages across voltage multiplier capacitors C_{VM1} and C_{VM2} at 0.5 kW output power, b) voltage of capacitor C_{C1} and output voltage V_{out} at 0.5 kW output power, and c) dynamic response of the output voltage during load transients.




Fig. 15. Experimental results: a) dynamic response of the voltages across the voltage multiplier capacitors during load transients, b) voltage and current of the main switch S at 250 W output power, and c) voltage and current of the auxiliary switch S_{AUX} at 250 W output power.




Fig. 16. Experimental results: a) voltage and current of the main switch S at 50 W output power, b) current and voltage of the auxiliary switch S_{AUX} at 50 W output power, and c) input and output voltages with duty cycle 0.7.




Fig. 17. Efficiency and loss distribution of the presented converter at 100 W to 500 W output powers: a) experimental and theoretical efficiency and b) loss distribution.

Fig. 12 demonstrates that the input current average value (or I_{LK1}) is 13 A with 12.5 A ripple for 40 V input voltage, which confirms the theoretical calculations. Also, the voltage across the clamped capacitor C_{C2} is measured to be 77 V, which confirms (18). Fig. 12(c) illustrates the voltage and current waveforms of the main switch S . Fig. 12(c) shows that switch S turns on under zero voltage switching performance. Also, the snubber capacitor of switch S leads the switch to turn off with low overlapping voltage and current. Fig. 13(a) demonstrates not only the voltage and current waveforms of the auxiliary switch but also the operation of the switch under the ZVS condition.

Fig. 13(b) shows the voltage waveforms across diodes D_1 and D_2 . The voltages across the diodes are measured to be 78 V, which validate (31) and (32). The current and voltage waveforms of the voltage multiplier diode D_{VM1} is indicated in Fig. 13(c). This figure demonstrates that the rate of the current drop of the VM diodes is controlled by the coupled inductors leakage inductances L_{LK1} and L_{LK2} . Thus, the reverse recovery losses of the VM diodes are significantly decreased.

The experimental voltage waveforms of VM capacitors C_{VM1} and C_{VM2} are shown in Fig. 14(a). The VM capacitors voltages are calculated to be 120 V from (19) and (20) and measured to be 113 V. Thus, the experimental results confirm the mathematical calculations. Fig. 14(b) illustrates the voltage across the clamp capacitor C_{C1} and output voltage for 40 V input voltage. The calculated output voltage V_{out} and $V_{C_{C1}}$ are 400 V and 80 V (from (22) and (17)), which are near to their measured values of 380 V and 78 V, respectively.

Fig. 14(c) shows the dynamic response of the output voltage of the proposed converter during load transients from full load to half load and vice versa. This figure demonstrates that the output voltage can be regulated immediately to the constant value of 380 V with a small voltage variation during the step

load change. Fig. 15(a) shows the voltage balances of the VM capacitors during the load transients. Fig. 15(a) shows that the voltage across the capacitor C_{VM1} increases, the voltage across the capacitor C_{VM2} decreases, and vice versa, which confirms (19) and (20).

Figs. 15(b) and 15(c) show the current and voltage waveforms of both the switches at half load condition, with duty cycle 0.3. As it is clear in the figures, the ZVS turn-on for both the switches is realized at duty cycle 0.3 and the half-load condition. Also, the main power switch turns off at this condition with near to soft-switching condition. Figs. 16(a) and 16(b) illustrates the current and voltage waveforms of both the switches at 50 W output power and 0.7 duty cycle. Both the switches S and S_{AUX} turn on under ZVS condition at 0.1 full-load and duty cycle 0.7. As well, the main power switch turns off with near to soft-switching condition. Therefore, it can be concluded that by doing a proper design ZVS can be obtained at all power and working duty cycle ranges.

Fig. 16(c) shows the input and output voltages' experimental waveforms with duty cycle 0.7. Fig. 16(c) shows that the proposed converter can reach the voltage gain of 24.4 easily just by increasing the duty cycle value without increasing the turn ratios and adding VM stages.

Fig. 17(a) illustrates the obtained theoretical and experimental efficiencies of the presented topology at 100 W to 500 W output powers. The maximum theoretical efficiency of the converter is 97.23% at 289.5 W output power, where it is found to be 96.85% at 300 W output power. Also, at 500 W output power, the experimental efficiency is measured to be 96.63%, where the theoretical value is 97.03%. Therefore, the experimental efficiency is close to the theoretical efficiency which confirms the theoretical results. Moreover, the theoretical loss proportion of components at 100 to 500 W output powers is shown in Fig. 17(b), which demonstrates that the major loss component is the forward voltage loss of diodes. This loss value increases as the output power increases. Also, the core losses can be considered as major losses, however, this value is relatively constant, and its effect reduces as the output power increases.

VII. CONCLUSION

This paper presents a new ultra-high voltage gain dc-dc boost converter with ZVS capability. The detailed analysis of the various operational modes and the design of the diverse components of the proposed topology are discussed. In the presented topology, the technique of using coupled inductors and extendable diode-capacitor VM cells is employed to raise the voltage gain. Also, three degrees of freedom are supplied via the number of voltage multiplier stages and the coupled inductors turn ratios. These degrees of freedom provide flexibility to the designer to set the desired voltage stresses on the diodes and switches within the desired range. Also, the proposed topology has the feature to be designed flexibly to provide a high voltage gain at optimum duty cycles. Although the presented topology has two coupled inductors, the second coupled inductor value should have a low value. This will help to reduce the converter volume and cost. Moreover, in the proposed topology, both the switches operate under zero voltage switching. Also, the rate of the current drop of the VM diodes is controlled by the coupled inductors leakage

inductances. Finally, to validate the characteristics and theoretical analysis, laboratory experiments are carried out using a 40 to 380 V and 500 W laboratory prototype. The experimental results are shown to be close to the theoretical calculation.

REFERENCES

- [1] P. Mohseni, S. H. Hosseini, M. Sabahi, T. Jalilzadeh and M. Maalandish, "A new high step-up multi-input multi-output dc-dc converter," *IEEE Trans. Ind. Electron.*, vol. 66, no. 7, pp. 5197-5208, Jul. 2019.
- [2] F. Sedaghati, S. Mohammad Salehian, H. Shayeghi, and E. Shokati Asl, "A configuration of double input z-source dc-dc converter for standalone PV/battery system application," *J Energy Manag. Tech.*, vol. 2, no. 3, pp.60-69, Sept. 2018.
- [3] M. R. Islam, A. M. Mahfuz-Ur-Rahman, M. M. Islam, Y. G. Guo and J. G. Zhu, "Modular medium-voltage grid-connected converter with improved switching techniques for solar photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 8887-8896, Nov. 2017.
- [4] F. Sedaghati, S. M. Salehian, H. Shayeghi and E. S. Asl, "A configuration for double input z-source dc-dc converters," *2018 9th Annual Power Electronics, Drives Systems and Technologies Conference (PEDSTC)*, pp. 449-455, Tehran, 2018.
- [5] P. Mohseni, S. H. Hosseini, M. Sabahi, and M. Maalandish, "A multi-input-single-output high step-up dc-dc converter with low-voltage stress across semiconductors," *Int. Trans. Electr. Energ. Syst.*, vol. 29, no. 12, pp. 7386-7398, Dec. 2019.
- [6] S. H. Hosseini, P. Mohseni and M. Sabahi, "An extended high step-up multi-input dc-dc converter," *2017 10th Int. Conf. Elec. Electron. Eng. (ELECO)*, pp. 285-289, Bursa, 2017.
- [7] S. Lee and H. Do, "High step-up coupled-inductor cascade boost dc-dc converter with lossless passive snubber," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 7753-7761, Oct. 2018.
- [8] K. Tseng, C. Huang and C. Cheng, "A high step-up converter with voltage-multiplier modules for sustainable energy applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 3, no. 4, pp. 1100-1108, Dec. 2015.
- [9] V. Marzang, S. H. Hosseini, N. Rostami, P. Alavi, P. Mohseni and S. M. Hashemzadeh, "A high step-up nonisolated dc-dc converter with flexible voltage gain," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 10489-10500, Oct 2020.
- [10] Y. Ye, K. W. E. Cheng and S. Chen, "A high step-up PWM dc-dc converter with coupled-inductor and resonant switched-capacitor," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7739-7749, Oct 2017.
- [11] N. Elsayad, H. Moradisizkoochi and O. A. Mohammed, "A single-switch transformerless dc-dc converter with universal input voltage for fuel cell vehicles: analysis and design," *IEEE Trans. Vehicular. Tech.*, vol. 68, no. 5, pp. 4537-4549, May 2019.
- [12] S. Mohammadsalehian, F. Sedaghati, R. Eskandari, H. Shayeghi and E. S. Asl, "A modified double input z-source dc-dc converter for standalone PV/Battery system application," *2020 11th Power Electron., Drive Systems, and Tech. Conf. (PEDSTC)*, pp. 1-7, Tehran, 2020.
- [13] M. A. Salvador, T. B. Lazzarin and R. F. Coelho, "High step-up dc-dc converter with active switched-inductor and passive switched-capacitor networks," *IEEE Trans. Ind. Electron.*, vol. 65, no. 7, pp. 5644-5654, July 2018.
- [14] S. Lee and H. Do, "Zero-Ripple input-current high-step-up boost-SEPIC DC-DC converter with reduced switch-voltage stress," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6170-6177, Aug 2017.
- [15] Y. Wang, Y. Qiu, Q. Bian, Y. Guan and D. Xu, "A single switch quadratic boost high step up dc-dc converter," *IEEE Trans. Ind. Electron.*, vol. 66, no. 6, pp. 4387-4397, June 2019.
- [16] S. Pourjafar, F. Sedaghati, H. Shayeghi and M. Maalandish, "High step-up dc-dc converter with coupled inductor suitable for renewable applications," *IET Power Electronics*, vol. 12, no. 1, pp.92-101, Oct 2018.
- [17] M. Maalandish, S. H. Hosseini, T. Jalilzadeh and N. Vosoughi, "High step-up dc-dc converter using one switch and lower losses for photovoltaic applications," *IET Power Electronics*, vol. 11, no. 13, pp.2081-2092, Jul 2018.
- [18] H. Ardi, A. Ajami and M. Sabahi, "A novel high step-up dc-dc converter with continuous input current integrating coupled inductor for renewable energy applications," *IEEE Trans. Ind. Electron.*, vol. 65, no. 2, pp. 1306-1315, Feb 2018.
- [19] H. Ardi and A. Ajami, "Study on a high voltage gain SEPIC-based dc-dc converter with continuous input current for sustainable energy applications," in *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10403-10409, Dec. 2018
- [20] P. Mohseni, S. H. Hosseini, M. Maalandish and M. Sabahi, "Ultra-high step-up two-input dc-dc converter with lower switching losses," *IET Power Electronics*, vol. 12, no. 9, pp.2201-2213, May 2019.
- [21] T. Nouri, N. Vosoughi, S. H. Hosseini, E. Babaei and M. Sabahi, "An interleaved high step-up converter with coupled inductor and built-in transformer voltage multiplier cell techniques," *IEEE Trans. Ind. Electron.*, vol. 66, no. 3, pp. 1894-1905, March 2019.
- [22] L. He, Z. Zheng and D. Guo, "High step-up dc-dc converter with active soft-switching and voltage-clamping for renewable energy systems," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp.9496-9505, Nov. 2018.
- [23] N. Molavi, E. Adib and H. Farzanehfard, "Soft-switched non-isolated high step-up dc-dc converter with reduced voltage stress," *IET Power Electronics*, vol. 9, no. 8, pp.1711-1718, Jun. 2016.
- [24] P. Alavi, P. Mohseni, E. Babaei and V. Marzang, "An ultra-high step-up dc-dc converter with extendable voltage gain and soft-switching capability," *IEEE Trans. Ind. Electron.*, vol. 67, no. 11, pp. 9238-9250, Nov 2020.
- [25] P. Mohseni, S. H. Hosseini and M. Maalandish, "A new soft switching dc-dc converter with high voltage gain capability," *IEEE Trans. Ind. Electron.*, vol. 67, no. 9, pp. 7386-7398, Sept. 2020.
- [26] L. He and Z. Zheng, "High step-up dc-dc converter with switched-capacitor and its zero-voltage switching realization," *IET Power Electronics*, vol. 10, no. 6, pp.630-636, Dec. 2016.
- [27] M. Delshad, "A new soft switching coupled inductor half bridge current fed converter," *2011 International Conference on Applied Electronics*, pp. 1-4, Pilsen, 2011.
- [28] Q. Wu, Q. Wang, J. Li and Z. Wang, "ZVS three-phase current-fed push-pull converter employing a simple active-clamp circuit for voltage step-up applications," in *IET Power Electron.*, vol. 11, no. 14, pp. 2286-2294, 27 11 2018.
- [29] M. R. Banaei, H. Ardi, R. Alizadeh, and A. Farakhor, "Non-isolated multi-input-single-output dc/dc converter for photovoltaic power generation systems," *IET Power Electron.*, vol. 7, no. 11, pp. 2806-2816, 2014.



Converters, and Control and Design of Power Electronic converters.

Parham Mohseni was born in March 1993 in Urmia, Iran. He received his B.Sc. degree in Power Electrical Engineering from Urmia University, Urmia, Iran, in 2015. He also received his M.Sc in Power Electronics and Electrical Machines from the University of Tabriz, Department of Electrical and Computer Engineering in 2017. His research interests include High Step-Up Power Electronic Converters, Multi-Input-Multi-Output/Single-Output Converters, Soft Switching Circuits, High Reliability and High Power Density



battery energy storage systems. He was the IEEE Industry Applications Society Area Chair for Region 10 (Asia Pacific) from 2014 to 2017.

Danny Sutanto (SM'89) received the B.Eng. (Hons.) and Ph.D. degrees from the University of Western Australia, Perth, W.A., Australia, in 1978 and 1981, respectively. He is currently a Professor of power engineering with the University of Wollongong, Wollongong, New South Wales, Australia. His research interests include power system planning, power system emergency, analysis and harmonics, flexible alternating current transmission system, and



of renewable energies with power electronic converters and their control methods appeals to her.

Shamim Mohammadsalehian was born in Mahabad, Iran, 1993. She received the B.Sc. degree in Power Electrical Engineering from University of Tabriz, Tabriz, Iran, the M.Sc degree in Power Electronics and Electrical Machines from Mohaghegh Ardabili University, Ardabil, Iran in 2015 and 2018, respectively. Her research interests include the design and analysis of power electronic converters/inverters and their specific applications. Also, interconnection



Peyman Alavi was born in Urmia, Iran, in 1994. He received his B.Sc. degree in power electrical engineering from Shahid Beheshti University, Tehran, Iran, in 2016. He also received his M.Sc. in power electronics from University of Tabriz, Department of Electrical and Computer Engineering in 2019. His research interests include Soft-Switching methods, High Step-Up Power Electronic Converters, designing and controlling power electronic converters.



Md. Rabiul Islam (M'14, SM'16) received the Ph.D. degree from University of Technology Sydney (UTS), Sydney, Australia, in 2014 in electrical engineering. He was appointed a lecturer at RUET in 2005 and promoted to full professor in 2017. In early 2018, he joined at the School of Electrical, Computer, and Telecommunications Engineering (SECTE), University of Wollongong (UOW), Wollongong, Australia. He is a Senior Member of IEEE. His research interests are in the fields of power electronic converters, renewable energy technologies, power quality, electrical machines, electric vehicles, and smart grid. He has authored or co-authored more than 200 papers including 51 IEEE Transactions/IEEE Journal papers. He has written or edited 4 technical books published by Springer. He has received several Best Paper Awards including 2 Best Paper recognitions from *IEEE Transactions on Energy Conversion* in 2020. He has served as a Guest Editor for *IEEE Transactions on Energy Conversion*, *IEEE Transactions on Applied superconductivity* and *IET Electric Power Applications*. Currently he has been serving as an Editor for *IEEE Transactions on Energy Conversion* and *IEEE Power Engineering Letters*, and Associate Editor for *IEEE Access*. He has received several funding from Government and Industries including Australian Government ARC Discovery Project 2020 entitled "A Next Generation Smart Solid-State Transformer for Power Grid Applications".



Kashem M. Muttaqi (M'01, SM'05) received the B.Sc. degree in electrical and electronic engineering from Bangladesh University of Engineering and Technology (BUET), Dhaka, Bangladesh in 1993, the M.Eng.Sc. degree in electrical engineering from University of Malaya, Kuala Lumpur, Malaysia in 1996 and the Ph.D. degree in Electrical Engineering from Multimedia University, Selangor, Malaysia in 2001. Currently, he is a Professor at the School of Electrical, Computer, and Telecommunications Engineering at the University of Wollongong, Wollongong, Australia. He was associated with the University of Tasmania, Hobart, Australia as a Research Fellow/Lecturer/Senior Lecturer from 2002 to 2007, and with the Queensland University of Technology, Brisbane, Australia as a Research Fellow from 2000 to 2002. Previously, he also worked for Multimedia University as a Lecturer for three years. He has more than 21 years of academic experience and authored or coauthored 285 papers in international journals and conference proceedings. His research interests include distributed generation, renewable energy, electrical vehicles, smart-grid, power system planning and emergency control.