

Received September 21, 2020, accepted October 11, 2020, date of publication October 14, 2020, date of current version October 28, 2020. Digital Object Identifier 10.1109/ACCESS.2020.3030951

A New Configurable Topology for Multilevel Inverter With Reduced Switching Components

MARIF DAULA SIDDIQUE^{®1}, (Member, IEEE), ATIF IQBAL^{®1}, (Senior Member, IEEE), MUDASIR AHMED MEMON^{®2}, AND SAAD MEKHILEF^{®3,4}, (Senior Member, IEEE)

¹Department of Electrical Engineering, Qatar University, Doha, Qatar

²Department of Electronic Engineering, Faculty of Engineering and Technology, University of Sindh, Jamshoro 76080, Pakistan
 ³Power Electronics and Renewable Energy Research Laboratory, University of Malaya, 50603 Kuala Lumpur, Malaysia
 ⁴School of Software and Electrical Engineering, Swinburne University of Technology, Melbourne, VIC 3122, Australia

Corresponding author: Marif Daula Siddique (marif.daula@qu.edu.qa)

This work was supported by the Qatar University-Marubeni Concept to Prototype Development Research grant # [MCTP-CENG-2020-2] from the Qatar University and the publication charges (APC) is paid by the Qatar National Library, Doha, Qatar.

ABSTRACT Multilevel inverters (MLI) are now becoming an important element for medium-voltage highpower applications. A low switch count MLIs are more popular due to their high efficiency, low cost, and easy control for the output having a higher number of levels. A new MLI topology for single-phase applications based on switched dc voltage source with reduced switch count is proposed in the paper. The presented topology is developed with the constraints of lesser blocking voltage of the switches with a higher number of levels at the output using a lower number of components. The proposed topology can also work in the symmetrical and asymmetrical configuration. Selective harmonic elimination (SHE) technique is applied to synthesize the staircase output voltages with eliminations of lower order harmonics by optimized computation of angles for switching operation. The comparative studies with the MLIs recommended in recent times show the importance of the proposed MLI structure in terms of reduced switch count and lower voltage stresses across switches in both asymmetrical and symmetrical configurations. The experimental results are presented to confirm the performance of the proposed topology.

INDEX TERMS Multilevel inverter, reduced semiconductor devices, symmetrical sources, asymmetrical sources, selective harmonics elimination, total standing voltage.

I. INTRODUCTION

Multilevel inverters (MLIs) are the smart arrangements of dc voltage sources with or without using capacitors and power semiconductor devices to achieve high-quality output voltage. MLIs have been widely studied and are gaining importance in the medium and high voltage power applications. This is due to several important features of MLI such as good output voltage waveforms with a lesser amount of total harmonic distortion (THD), enhanced efficiency, reduced voltage stresses across power devices and better electromagnetic compatibility [1]–[5]. Cascaded H-Bridge (CHB), flying capacitor (FC) and neutral point clamped (NPC) are the three basic structures of MLIs. NPC and FC require a higher number of components and issues of capacitor voltage balancing as the number of levels increases. Therefore, many

The associate editor coordinating the review of this manuscript and approving it for publication was Sanjeevikumar Padmanaban^D.

researchers are focusing on the reduction of component count while maintaining a higher number of levels [4], [6].

The design of MLIs depends mainly on the number of voltage levels to be generated. The number of dc voltage sources/links in a topology determines the number of output levels. The magnitude of these dc voltage sources can be obtained in two configurations i.e. symmetrical and asymmetrical. In symmetrical configurations, all dc voltages have the same magnitude whereas, in the asymmetrical configurations, the magnitude of dc voltages is of different values. Therefore, a higher number of levels can be generated with the same number of dc voltage sources and power devices in an asymmetrical configuration compared to the symmetrical mode of operation [7], [8]. In recent years, topologies in both symmetrical and asymmetrical configurations have been reported in several papers. A new symmetrical cascaded MLI has been presented in [9]. It uses 10 switches for 7 levels and 16 switches for 13 levels. With more number of switches, the topology suffers from higher blocking voltages across the

switches. A cascaded MLI using novel H-bridge has been reported in [10]. In the symmetrical configuration, topology uses lower count of power electronic devices for the same output levels as compared to NPC and CHB. Likewise, some other symmetrical topologies have been discussed in [11]–[15].

Asymmetrical topologies like E-type [16] and ST-type [17], each module uses four dc voltage sources for 13 and 17 output voltage levels, respectively. A cascade MLI has been conferred in [18] which can produce 25 levels by using 10 switches and 8 power diodes. In [16]-[18], the suggested topologies can be linked in cascade to realize an additional voltage level. Furthermore, $4 \times m$ number of dc voltage sources are required for m modules connected in cascade. Such selection of dc voltage sources limits the applications of MLIs. A modular MLI using H-bridge have been reported in [19], however, it produces less number of levels using higher input source count. Moreover, it requires higher voltage rating of switches used in H-bridge. Few structures based on H-bridge have been presented in [13], [20]-[24] for asymmetrical configurations. All of these topologies have high voltage stresses on switches which is equal to the sum of all dc voltage sources.

In this paper, a new multilevel inverter topology based on switched dc voltage sources is proposed. By adding a multiple number of switched dc voltage sources, the proposed topology can produce more levels at the output. This paper is organized as follows. Section II describes the basic unit of the proposed topology along with the generalized structure with the working principle in the symmetrical and asymmetrical mode of operation. The mathematical formulations for total standing voltage (TSV) in both configurations are also presented in this section. SHE-PWM technique is described in Section III. Sections IV deals with the comparative study with some recent and popular topologies in both configurations. Results and discussion are given in Section V. An application of the proposed topology for the utility grid has been explained in Section VI and the conclusion is drawn in Section VII.

II. PROPOSED MULTILEVEL INVERTER

In this section, the operating principle of the proposed multilevel inverter topology is discussed in detail. This section also describes the different modes of configuration together with the total standing voltage calculations.

A. PROPOSED TOPOLOGY

The basic unit for the suggested MLI is illustrated in Fig. 1. It contains four dc voltage sources, two bidirectional switches (S_1, S_2) along with six unidirectional switches $(S_3, S_4, S_5, S_6, S_7, and S_8)$. The bidirectional switch is made of two unidirectional switches configuration in common emitter connection, which needs only one gate driver circuit. The basic unit produces 9 levels in symmetrical configuration and 13 levels with asymmetrical configuration. For the safe operation of the proposed basic module, the pair of switches (S_1, S_2) .



FIGURE 1. Power Circuitry of the Basic unit of proposed topology.

TABLE 1. Different switching states for proposed basic unit.

S ₁	S ₂	S_3	S_4	S_5	S_6	S 7	S ₈	Vo
0	0	1	0	1	0	1	0	0
1	0	0	0	1	0	1	0	V ₁
0	0	0	1	1	0	0	1	V ₃
0	1	0	0	0	1	1	0	$V_1 + V_2$
0	0	0	1	0	1	1	0	$2V_1 + V_2$
0	1	0	0	1	0	1	0	$V_1 + V_2 + V_3$
0	0	0	1	1	0	1	0	$2V_1 + V_2 + V_3$
0	0	0	1	0	1	0	1	0
0	1	0	0	0	1	0	1	-V ₁
0	0	1	0	0	1	1	0	-V ₃
1	0	0	0	1	0	0	1	$-(V_1 + V_2)$
0	0	1	0	1	0	0	1	$-(2V_1 + V_2)$
1	0	0	0	0	1	0	1	$-(V_1 + V_2 + V_3)$

 $(S_1, S_3), (S_2, S_4), (S_3, S_4), (S_5, S_6), and (S_8, S_9)$ should be worked in complementary mode, to prevent short-circuiting of the dc input voltage sources. Table 1 shows the different switching combinations of the basic unit together with their respective voltages at the output.

B. GENERALIZED STRUCTURE OF THE PROPOSED BASIC UNIT

To attain more voltage levels at the output, the basic module/unit can be expanded by connecting multiple switched dc voltage sources. One switched dc voltage source consists of two unidirectional switches and one dc voltage source. The generalized structure of the proposed multilevel inverter is shown in Fig. 2. The switched dc voltage sources i.e. from V₄ to V_m are used to generate a higher number of voltage levels with the addition and subtraction of different combinations of V1 and V2. These voltage sources i.e. V4 to Vm are connected in such an arrangement that all these switched dc voltage sources can be linked in series with additive polarity. For this, the polarity of the switched dc voltage source is opposite to the previously connected one. Accordingly, the connections for different power semiconductor switches are changed. All the IGBTs are connected in a topology such that none of their anti-parallel diodes become forward biased, which can be the reason for the short-circuiting of the dc voltage sources.

C. MULTILEVEL INVERTER CONFIGURATIONS

Based on the appropriate magnitude selection of different dc voltage sources, the proposed topology can work in the



FIGURE 2. Power circuitry of the generalized structure of the proposed MLI topology.

asymmetrical and symmetrical configured sources. The number of dc voltage source decides the voltage levels for symmetrical configurations. The magnitude of different dc voltage sources used in an MLI is important to attain a higher voltage level at the output. Both configurations for the proposed structure of the MLI are discussed below.

1) SYMMETRICAL CONFIGURATION

In this mode of operation, the magnitude of all the dc voltage sources connected to the proposed inverter has a similar magnitude, i.e.

$$V_1 = V_2 = V_3 = V_m = V_{dc} \tag{1}$$

The equations for the proposed structure with (m + 1)dcinput voltage sources are given as:

$$N_{sw} = 2m + 4 \tag{2}$$

$$N_{driver} = 2(m+1) \tag{3}$$

$$N_{Levels} = N = 2m + 3 \tag{4}$$

where N_{sw} , N_{driver} , and N_{Levels} are the number of power semiconductor switches, the required number of the driver circuit, and levels generated in the proposed MLI, respectively.

2) ASYMMETRICAL CONFIGURATION

In the asymmetrical mode of operation, by utilizing the same number switches increases the count of voltage levels at the output. The selection of magnitude of dc voltage sources in asymmetrical configurations determines the number of levels. The equation for the maximum number of levels in the asymmetrical case is given as,

$$N_{Levels} = 2^{(m+1)} - 3 \tag{5}$$

For the proposed basic unit, by selecting the magnitude of dc voltage sources as $V_1 = 2V_{dc}$, and $V_2 = V_3 = V_{dc}$, 13 levels at the output is achieved. The equations for N_{sw} , and N_{driver} remains the same as that of symmetrical configuration.

D. DETERMINATION OF TSV

Total standing voltage (TSV) is the term which is determined as the sum of the peak magnitude of the blocking voltages across all the switches with all voltage levels considered and is given as:

$$V_{S_x} TSV = \sum_{x=1}^{2m+2} V_{S_x}$$
(6)

where V_{S_x} is the maximum blocking voltage of the switch S_x . TSV is one of the important factors that determine the cost of the inverter. In the proposed topology, the voltage stress across each complimentary switch is the same i.e.,

$$V_{S_{1}} = V_{S_{2}}$$

$$V_{S_{3}} = V_{S_{4}}$$

$$V_{S_{2m-1}} = V_{S_{2m}}$$

$$V_{S_{2m+1}} = V_{S_{2m+2}}$$
(7)

The maximum voltage stress across switch S_1 appears when switch S_4 is conducting. In this condition, voltage stress of is experienced by switch S_1 . Therefore,

$$V_{S_1} = V_{S_2} = V_1 + V_2 + V_3 \tag{8}$$

Similarly,

$$V_{S_3} = V_{S_4} = 2V_1 + V_2 + V_3 \tag{9}$$

$$V_{S_{2m-3}} = V_{S_{2m-2}} = V_{m-1} + V_m \tag{10}$$

The voltage stress across S_{2m-1} and S_{2m} is fixed by the magnitude of V_m . Hence,

$$V_{S_{2m-1}} = V_{S_{2m}} = V_m \tag{11}$$

The voltage stress across S_{2m+1} and S_{2m} is fixed by $2V_1+V_2$ and is not affected by other switched dc voltage sources connected to the topology. Therefore,

$$V_{S_{2m+1}} = V_{S_{2m+2}} = 2V_1 + V_2 \tag{12}$$

Accordingly, from (6) to (12)

$$\begin{cases}
TSV = 2 \left(V_{S_1} + V_{S_3} + V_{S_5} + \dots + V_{S_{2m}} \right) \\
TSV = 2 \left(5V_1 + 3V_2 + 3V_3 + 2V_{m-1} + 2V_m \right) V_{dc} \\
TSV = 2 \left(3V_1 + V_2 + V_3 \right) + \left(4 \times \sum_{1}^{m} V_m \right)
\end{cases}$$
(13)

III. SHEPWM TECHNIQUE

THD is the main deciding factor for describing the quality of the output voltage which is given by,

$$THD = \frac{\sqrt{\sum_{i=1}^{x} V_i^2}}{V_F} \tag{14}$$

where V_i is the magnitude of *i*th harmonic order and V_F represents a fundamental component of the output voltage. To generate a better output voltage waveform with reduced THD, numerous PWM techniques have been reported in the literature, and are categorized as fundamental switching frequency PWM (FSF-PWM) and high switching frequency PWM (HSF-PWM). The major difference in both techniques is the number of switching performed by a switch i.e. turn ON and OFF in a complete fundamental cycle of the output

voltage. In FSF-PWM, the number of turn ON and OFF has a lower number, resulting in reduced switching losses. Commonly used FSF-PWM is the nearest level control (NLC), and selective harmonic elimination (SHE-PWM). In HSF-PWM, the number of turn ON and OFF is much higher than FSF-PWM, resulting in the shifting of harmonics at a higher frequency but with higher switching losses. Sinusoidal PWM and space vector PWM are some examples of HSF-PWM [2], [25]–[27].

SHEPWM is used in this paper to achieve staircase output voltage as shown in Fig. 3. In SHEPWM, the lower order harmonics can be eliminated from the output voltage by selecting the optimized switching angles which are calculated at offline stage for each modulation index (MI) and saved in the form of lookup table in memory. In real-time, the calculated optimized switching angles based on the modulation index are recalled from memory to operate MLI.



FIGURE 3. Staircase output voltage.

The output voltage can be expressed mathematically by using the Fourier series expansion and is given in (15),

$$v_o(t) = \frac{a_o}{2} + \sum_{i=0}^n \left(a_n \cos\left(\frac{2\pi nt}{T}\right) + b_n \sin\left(\frac{2\pi nt}{T}\right) \right) (15)$$

where *n* is the harmonic order, a_o is the dc components of the output voltage and a_n represent the even harmonic components and b_n denotes the odd-numbered harmonics in the output voltage waveform. However, due to quarter-wave symmetry of the output voltage, dc component along with all even harmonics and sine terms of odd harmonics become zero. Consequently, $v_o(t)$ simplifies as,

$$v_o(t) = \sum_{i=1,3,5...}^n b_n \sin(n\alpha_i)$$
 (16)

For a staircase output voltage, b_n can be expressed as,

$$b_n = \frac{4V_{dc}}{n\pi} \sum_{i=1,3,5,..}^n \cos(n\alpha_i)$$
(17)

In this paper, the proposed single-phase topology is used to generate 9 and 13 levels at the output with symmetrical and asymmetrical configuration respectively. For 9 levels, the harmonic orders eliminated are the 3^{rd} , 5^{th} , and 7^{th} . The equations for different harmonic orders are given as,

$$\begin{array}{l} m_{a} = \frac{1}{S} \left[\cos(\theta_{1}) + \cos(\theta_{2}) + \cos(\theta_{3}) + \cos(\theta_{4}) \right] \\ \cos(3\theta_{1}) + \cos(3\theta_{2}) + \cos(3\theta_{3}) + \cos(3\theta_{4}) = 0 \\ \cos(5\theta_{1}) + \cos(5\theta_{2}) + \cos(5\theta_{3}) + \cos(5\theta_{4}) = 0 \\ \cos(7\theta_{1}) + \cos(7\theta_{2}) + \cos(7\theta_{3}) + \cos(7\theta_{4}) = 0 \end{array} \right\}$$
(18)

where M_a is

$$m_a = \frac{\pi \times V_{Desired}}{4 \times k \times V_{dc}} \tag{19}$$

where V_{dc} is the nominal dc voltage, $V_{Desired}$ is the required fundamental voltage and *S* is the number of DC sources or optimized switching angles. For 13 levels, the harmonic orders eliminated are the 3^{rd} , 5^{th} , 7^{th} , 9^{th} and 11^{th} . The equations for different harmonic orders are given as (20), shown at the bottom of the page.

All the above equations (18) and (19) for 9 levels and equations (18) and (20) for 13 levels are solved with the condition of $(0 < \theta_1 < \theta_2 \dots < \theta_s < \frac{\pi}{2})$ using the PSO method as described in [28]. The feasible solutions that eliminate unwanted harmonics do not exist for the whole range of MI. Therefore, the primary objective of the SHEPWM method is to achieve the fundamental at the desired voltage with the additional benefit of removing the unwanted harmonics if realistic solutions exist. The fitness function given in (21) is used to find the optimized switching angles.

$$f = min\left[\left|100\frac{V_{Desired} - V_1}{V_{Desired}}\right|^4 + \sum_{s=2}^{S} \frac{1}{h_s} \left|50\frac{V_{h_s}}{V_1}\right|^2\right] (21)$$

The order of specific harmonic is represented by h_s e.g. $h_2 = 3$ and $h_3 = 5$, and V_1 is the fundamental voltage.

In PSO, ring topology based particles are arranged that update their velocity and location using (22) and (23) respectively.

$$v_{i,j}^{t+1} = \left(v_{i,j}^{t} \times w^{t+1}\right) + \begin{bmatrix} C_1 + r_{1j}^{t} \times \\ \left(P_{Best,i}^{t} - x_{i,j}^{t}\right) \end{bmatrix}$$

$$m_{a} = \frac{1}{5} \left[\cos(\theta_{1}) + \cos(\theta_{2}) + \cos(\theta_{3}) + \cos(\theta_{4}) + \cos(\theta_{5}) + \cos(\theta_{6}) \right] \\ \cos(3\theta_{1}) + \cos(3\theta_{2}) + \cos(3\theta_{3}) + \cos(3\theta_{4}) + \cos(3\theta_{5}) + \cos(3\theta_{6}) = 0 \\ \cos(5\theta_{1}) + \cos(5\theta_{2}) + \cos(5\theta_{3}) + \cos(5\theta_{4}) + \cos(5\theta_{5}) + \cos(5\theta_{6}) = 0 \\ \cos(7\theta_{1}) + \cos(7\theta_{2}) + \cos(7\theta_{3}) + \cos(7\theta_{4}) + \cos(7\theta_{5}) + \cos(7\theta_{6}) = 0 \\ \cos(9\theta_{1}) + \cos(9\theta_{2}) + \cos(9\theta_{3}) + \cos(9\theta_{4}) + \cos(9\theta_{5}) + \cos(9\theta_{6}) = 0 \\ \cos(11\theta_{1}) + \cos(11\theta_{2}) + \cos(11\theta_{3}) + \cos(11\theta_{4}) + \cos(11\theta_{5}) + \cos(11\theta_{6}) = 0 \\ \end{array}$$
(20)



FIGURE 4. Switching angle and Harmonics (a) Optimized switching angles for 9 levels and (b) Variation of harmonics with modulation index for 9 level, (c) Optimized switching angles for 13 levels and (d) Variation of harmonics with modulation index for 13 level.

$$+ \begin{bmatrix} C_2 + r_{2j}^t \times \\ \left(L_{Best} - x_{i,j}^t \right) \end{bmatrix}$$
(22)
$$x_{i,j}^{t+1} = x_{i,j}^t + v_{i,j}^{t+1}$$
(23)

The local best particle among i-1, i, i+1 is represented by L_{Best} , the personal best location of the particle is represented by $P_{BEST,i}^t$, and inertia weight is represented by w^{t+1} and calculated using (24).

$$w^{t+1} = w_{\max} - \left(\frac{w_{\max} - w_{\min}}{\text{Total number of iterations}} \times \text{current iteration}\right)$$
(24)

The control parameter values selected for the PSO algorithm is given in Table 2.

Fig. 4 (a) gives the variation of angles with respect to the modulation index for 9 levels. Furthermore, Fig. 4 (b) displays the variation of 3^{rd} , 5^{th} , and 7^{th} harmonic components regarding the modulation index as a percentage of the fundamental component. For 13 levels inverter, 3^{rd} , 5^{th} , 7^{th} , 9^{th} and 11^{th} harmonics order are chosen to be eliminated from the output voltage. The solution of (20) gives the results for different angles. Variations for angle and harmonic order associated with a M_a for 13 levels is demonstrated in Fig. 4 (c) and 4 (d), respectively. Table 3 gives the optimized switching angles for two different modulation indexes for 9 and 13 levels.

TABLE 2. Control parameter value selected for PSO.

Symbol	Quantity	Values		
C ₁ , C ₂	Acceleration Coefficient	2.0		
Р	Swarm Size	100		
W _{min}	Minimum inertia	0.4		
W _{min}	Maximum inertia	0.9		
Iter _{Pmax}	Maximum number of Iterations	500		
β	Initialization of swarm	$0<\theta_1<\theta_2<\theta_3<\theta_4<\theta_5<\theta_6$		
MI	Modulation Index	0< <i>m</i> _a <1		

TABLE 3. Optimized switching angles (degree).

<i>m</i> _a	N	$ heta_1$	θ_{2}	θ_{3}	$ heta_4$	θ_{5}	$ heta_6$
0.65	9	8.66	26.82	49.57	85.96	-	-
0.8	9	0.001	24.91	35.13	60.90	-	-
0.69	13	6.61	15.47	29.12	40.94	59.40	87.42
0.8	13	10.20	10.20	23.87	36.70	46.00	66.10

IV. COMPARATIVE STUDIES

The main intention of the proposed inverter is to generate more voltage levels by using a lower switch and source

18

50

50

Topology	Number of Switch	Number of Driver	Number of dc Sources	TSV (×V _{dc})	Negative Level
NPC	2(N-1)	2(N-1)	(N-1)/2	2(N-1)	With at least two arms
CHB	2(N-1)	2(N-1)	(N-1)/2	2(N-1)	With H-Bridge
FC	2(N-1)	2(N-1)	(N-2)	2(N-1)	With at least two arms
[9]	(N+3)	(2N+7)/3	(N-1)/2	19(N-1)/6	Inherent
[10]	3(N-1)/2	3(N-1)/2	(N-1)/2	2(N-1)	With H-Bridge
[18]	3(N-1)/2	5(N-1)/4	(N-1)/2	9(N-1)/4	Inherent
[19]	(N+1)	N	(N-1)/2	(5N-18)	With H-Bridge
Proposed	(N+1)	(N-1)	(N-1)/2	2(N+1)	Inherent



TABLE 4. Comparison of proposed topology with symmetrical configuration.

FIGURE 5. Comparison of symmetrical configurations (a) number of levels, (b) number of driver circuits required, (c) number of dc voltage sources and (d) TSV with respect of number of levels for symmetrical mode of operation.

count. To examine the performance of the proposed inverter in both configurations, a comparative investigation is carried out based on the number of switches, number of driver circuits required, TSV with respect to the voltage levels generated at the output, and dc voltage sources.

(c)

A. COMPARISON IN SYMMETRICAL CONFIGURATION

Table 4 compares the proposed inverter with other structures of the MLI topologies in a symmetrical configuration.

Fig. 5 (a) compares the number of switches with the number of levels for different structures. As illustrated in Fig. 5 (a), the proposed inverter involves the least switch count along with [19]. Fig. 5 (b) gives the comparison of number of driver circuits used in a topology with respect to the number of levels. The switches used in NPC, CHB and FC are unidirectional. Therefore, the number of driver circuit required is equal to the switch count used. In some topologies, bidirectional switches are used. If bidirectional

(d)

Topology	Number of Switch	Number of Driver	Number of dc Sources	TSV	Negative Level
[13]	(N+19)/4	(N+19)/4	(N+7)/4	13(N-1)/4	With H-Bridge
[17]	3(N-1)/4	2(N-1)	(N-1)/4	5(N-1)/2	Inherent
[18]	$5\log_5 N$	$5\log_5 N$	$2\log_5 N$	9(N-1)/4	Inherent
[20]	(N+13)/2	(N+25)/4	(N+1)/4	7(N-1)/2	With H-Bridge
[22]	$\frac{8\ln(N)}{\ln(7)}$	$\frac{8\ln(N)}{\ln(7)}$	$\frac{2\ln(N)}{\ln(7)}$	5(N-1)/2	With H-Bridge
[24]	$\frac{10\ln(N)}{\ln(17)}$	$\frac{8\ln(N)}{\ln(17)}$	$\frac{4\ln(N)}{\ln(17)}$	9(N-1)/4	With H-Bridge
Proposed	$\frac{2\ln\left(N+1\right)}{\ln 2}+2$	$\frac{2\ln(N+1)}{\ln 2}$	$\frac{\ln(N+3)}{\ln 2}$	5(N-1)/2	Inherent

 TABLE 5. Comparison of proposed topology with asymmetrical configuration.

switches are connected as common emitter configured, only one driver circuit is required for two switches connected to work as a bidirectional switch. From Fig. 5 (b), the proposed inverter uses less number of driver circuit compare to other structures excluding [9]. Fig. 5 (c) shows the number of dc sources essential to produce N voltage levels. The proposed structure needs the same number of dc voltage sources as other structures except for FC. The TSV of different structures in contradiction of the voltage levels is presented in Fig. 5 (d). Also, the proposed topology has lower TSV than [9], [18] and [19]. Therefore, combining all these merits makes the proposed inverter suitable for low and medium voltage operations in a symmetrical configuration.

B. COMPARISON IN ASYMMETRICAL CONFIGURATION

A comparative study is carried out among the proposed topology and recently introduced asymmetrical MLI topologies in terms of the required dc voltage sources, driver circuit, number of switches, and TSV for N number of level generation. This comparison is presented in Table 5. Topologies [22] and [24] used for comparison are selected with an optimized design which generates the highest number of voltage levels using the least source and switch count. Fig. 6 (a) - (d) graphically compares the variation of the driver circuit, number of switches, TSV, and dc voltage sources, in terms of the resulting number of levels generated at the output. The proposed MLI involves less number of switches compared to other structures except [18]. Furthermore, based on Fig. 6 (c), the proposed topology requires less number of dc voltage sources compare to [13], [17] and [20]. Likewise, the proposed topologies give a lower amount of TSV compare to others except [24]. Furthermore, without any additional circuit, the negative voltage levels can be generated. So along with this ability, in addition to requiring a lower number of switches, dc voltage sources and TSV confirm that the proposed topologies can perform better than other existing topologies in the asymmetrical configuration.

V. RESULTS AND DISCUSSION

The operation of the proposed MLI structure is validated by various experimental results. The simulation work has been performed for both symmetrical and asymmetrical configurations. The experimental setup for the proposed topology is shown in Fig. 7. TOSHIBA IGBT GT50J325 switch is used in the laboratory prototype. The gate pulses for the power switching devices are generated using Vertix-5, XC5VLX50T controller, Field Programmable Gate Array (FPGA) with SHEPWM. To avoid the DC sources being from short circuit, a delay of $2\mu s$ has been introduced between complementary switches. The experimental results have been carried out for two modulation indexes using the angles given in Table 3 for both symmetrical and asymmetrical modes of operation.



FIGURE 6. Comparison of asymmetrical configurations (a) number of levels, (b) number of driver circuits required, (c) number of dc voltage sources, and (d) TSV with respect of number of levels in asymmetrical mode of operation.



FIGURE 7. Hardware setup of the proposed MLI.

A. SYMMETRICAL OPERATION

For the symmetrical configuration, the voltage magnitude of dc voltage sources is set to 30V. The peak output voltage is 120V for 9 levels at the output with four dc voltage sources. Fig. 8 (a) and 8 (b) show the waveforms of the output voltage at the modulation index 0.80 and 0.65 respectively. Their respective harmonic spectrums are shown in Fig. 8 (c) and (d). The eliminated harmonics for 9 levels have been selected as 3^{rd} , 5^{th} , and 7^{th} . These three harmonic

orders are zero as shown by the harmonic spectrum in Fig. 8 (c) and (d).

With the symmetrical configuration, the proposed topology has been tested with different loading conditions. Fig. 9 (a) and (b) shows the waveforms of load voltage and current with resistive (R) and resistive-inductive (RL) loads respectively. A 150 Ω resistor has been used as an R-load and for RL load, the load parameters are 150Ω and 120mH. Furthermore, the dynamic performance of the proposed topology has also been tested. Fig. 10 (a) depicts the output waveforms of voltage and current with a change of load from no-load condition to 150Ω and from 150Ω to 75Ω . A similar waveform with RL has been shown in Fig. 10 (b) where the load is changed from no load to $(150\Omega + 120 \text{mH})$ to $(75\Omega + 120 \text{mH})$. In addition, the change of load type has also been considered for evaluating the performance of the proposed topology in symmetrical configuration. Fig. 11 shows the waveforms with a change of load from 150Ω to $(150\Omega + 120 \text{mH}).$

B. ASYMMETRICAL OPERATION

Similarly for 13 levels, the magnitude of V₁, V₂ and V₃ are selected as 60V, 30V, and 30V, respectively. Fig. 12 (a)-(d) demonstrates the experimentally obtained output voltage and their harmonic spectrum for the 13 levels output voltage at m_a of 0.8 and 0.69 respectively. The optimized angles are used to synthesize the output voltage for 13 levels. The harmonic order 3^{rd} , 5^{th} , 7^{th} , 9^{th} , and 11^{th} are removed from



(a) Harmonic spectrum of output voltage with m_a= 0.80

(b) Harmonic spectrum of output voltage voltage with ma=0.65

FIGURE 8. Output voltage waveform and their respective harmonic spectrums for 9 levels in symmetrical configuration.



FIGURE 9. Output voltage and current with symmetrical configuration (a) R load and (b) RL load, and with asymmetrical configuration.

the output voltage and is verified by the harmonic spectrums shown in Fig. 12 (b) and (d). Furthermore, the performance of the proposed structure is also examined for the dynamic change of resistive (no-load, R=150 Ω , 75 Ω) and series-connected resistive-inductive load (no-load, 150 Ω + L=120mH and 75 Ω + L=120mH) have been demonstrated





FIGURE 10. Output voltage and current waveform with change in (a) R load and (b) RL load with symmetrical configuration.



FIGURE 11. Output voltage and current waveform with change in load from RL to R load with symmetrical configuration.



FIGURE 12. Output voltage and FFT of output voltage for asymmetrical configuration.

in Fig. 13 (a) and (b) respectively. In addition, the change of load type from 150Ω to $(150\Omega + L=120\text{mH})$ has been demonstrated in Fig. 14 (a). The frequency of the output

voltage has also been changed at the modulation index of 0.69 with a load parameter of $(150\Omega + L=120mH)$. The output frequency has been changed from 25Hz to 100Hz



FIGURE 13. Output voltage and current waveform with change in (a) R load and (b) RL load with asymmetrical configuration.

as illustrated in Fig. 14 (b). The harmonic spectrum for the output frequency of 25Hz and 100Hz is provided in Fig. 15 (a) and (b) respectively. From all these waveforms, it can be concluded that the performance of the proposed topology is satisfactory with different real-time operating conditions.



FIGURE 14. Output voltage and current waveform with change in (a) load type and (b) frequency with asymmetrical configuration.

VI. APPLICATION OF THE PROPOSED TOPOLOGY

The main contribution of the proposed topology is the reduction in the number of components which is essential for the grid-tied applications as shown in Fig. 16. Further, for the power quality improvement, the selective harmonic elimination pulse width modulation (SHEPWM) technique has been



FIGURE 15. Harmonic spectrum of 13 level output voltage at modulation index of 0.69 at output frequency of (a) 25Hz and (b) 100Hz.



FIGURE 16. Application of the proposed topology.

used for the gate pulse generation as shown in Fig. 16. The accessible solar energy from solar PV panels is in the form of dc and a dc/dc converter is used to tracks its maximum power point (MPP). The output of the dc/dc converter forms the dc-link for the inverter. Several combinations of solar panels with MPPT can be used for the isolated dc voltage sources of the proposed topology with different magnitude. These dc-links are used as an input for the multilevel inverter MLI. The output of the inverter is ac and is suitable to feed to the utility grid through an output filter. For the control of the power, the grid voltage and current (v_g , i_g) is tracked and based on the available power, the modulation index (MI) is selected to control the output voltage of the inverter. The phase angle ϕ is used for the phase-locked loop (PLL) which is necessary to synchronize the inverter output voltage with the utility grid.

VII. CONCLUSION

A new MLI structure is suggested, which can work in both symmetrical and asymmetrical modes. The proposed structure comprises several features including lower switch count with lesser voltage stress across them. Moreover, the proposed topology uses a lower number of dc voltage sources for a certain voltage levels compared to other MLIs used for comparison. SHEPWM method is used to improve the output voltage by removing the lower order harmonics. Experimentation for both symmetrical and asymmetrical is carried for two different modulation indexes. For both modulation indexes, the selected harmonic orders are eliminated from the output voltage. Finally, the proposed topology is tested under different combinations of loads and gives satisfactory results.

REFERENCES

- [1] M. Rawa, M. D. Siddique, S. Mekhilef, N. M. Shah, H. Bassi, M. Seyedmahmoudian, B. Horan, and A. Stojcevski, "Dual input switched-capacitor-based single-phase hybrid boost multilevel inverter topology with reduced number of components," *IET Power Electron.*, vol. 13, no. 4, pp. 881–891, Mar. 2020.
- [2] M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon, "Optimal design of a new cascaded multilevel inverter topology with reduced switch count," *IEEE Access*, vol. 7, pp. 24498–24510, 2019.
- [3] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, and M. A. Memon, "A new multilevel inverter topology with reduce switch count," *IEEE Access*, vol. 7, pp. 58584–58594, 2019.
- [4] M. D. Siddique, S. Mekhilef, N. M. Shah, J. S. M. Ali, and F. Blaabjerg, "A new switched capacitor 7L inverter with triple voltage gain and low voltage stress," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 7, pp. 1294–1298, Jul. 2020.
- [5] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, M. Tayyab, and M. K. Ansari, "Low switching frequency based asymmetrical multilevel inverter topology with reduced switch count," *IEEE Access*, vol. 7, pp. 86374–86383, 2019.
- [6] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, "Recently developed reduced switch multilevel inverter for renewable energy integration and drives application: Topologies, comprehensive analysis and comparative evaluation," *IEEE Access*, vol. 7, pp. 54888–54909, 2019.
- [7] C. Dhanamjayulu, G. Arunkumar, B. J. Pandian, and S. Padmanaban, "Design and implementation of a novel asymmetrical multilevel inverter optimal hardware components," *Int. Trans. Electr. Energy Syst.*, vol. 30, no. 2, Feb. 2020, Art. no. e12201.
- [8] A. Mokhberdoran and A. Ajami, "Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6712–6724, Dec. 2014.
- [9] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, and M. A. Memon, "A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress," *Int. Trans. Electr. Energy Syst.*, vol. 30, no. 2, Sep. 2019, Art. no. e12191.
- [10] E. Babaei, S. Laali, and S. Alilu, "Cascaded multilevel inverter with series connection of novel H-Bridge basic units," *IEEE Trans. Ind. Electron.*, vol. 61, no. 12, pp. 6664–6671, Dec. 2014.
- [11] B. Mahato, S. Majumdar, and K. C. Jana, "Single-phase Modified Ttype-based multilevel inverter with reduced number of power electronic devices," *Int. Trans. Electr. Energy Syst.*, vol. 29, no. 11, Nov. 2019.
- [12] S. S. Lee, M. Sidorov, C. S. Lim, N. R. N. Idris, and Y. E. Heng, "Hybrid cascaded multilevel inverter (HCMLI) with improved symmetrical 4-level submodule," *IEEE Trans. Power Electron.*, vol. 8993, pp. 10–13, Jul. 2017.
- [13] S. P. Gautam, S. Gupta, and L. K. Sahu, "Reduction in number of devices for symmetrical and asymmetrical multilevel inverters," *IET Power Electron.*, vol. 9, no. 4, pp. 698–709, Mar. 2016.
- [14] C. I. Odeh, E. S. Obe, and O. Ojo, "Topology for cascaded multilevel inverter," *IET Power Electron.*, vol. 9, no. 5, pp. 921–929, Apr. 2016.
- [15] R. Shalchi Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "Novel topologies for symmetric, asymmetric, and cascade switched-diode multilevel converter with minimum number of power electronic components," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5300–5310, Oct. 2014.
- [16] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-Type) module: Asymmetric multilevel inverters with reduced components," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7148–7156, Nov. 2016.
- [17] E. Samadaei, A. Sheikholeslami, S. A. Gholamian, and J. Adabi, "A square T-type (ST-Type) module for asymmetrical multilevel inverters," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 987–996, Feb. 2018.
- [18] M. Saeedian, J. Adabi, and S. M. Hosseini, "Cascaded multilevel inverter based on symmetric-asymmetric DC sources with reduced number of components," *IET Power Electron.*, vol. 10, no. 12, pp. 1468–1478, Oct. 2017.
- [19] H. Samsami, A. Taheri, and R. Samanbakhsh, "New bidirectional multilevel inverter topology with staircase cascading for symmetric and asymmetric structures," *IET Power Electron.*, vol. 10, no. 11, pp. 1315–1323, Sep. 2017.
- [20] M. Jayabalan, B. Jeevarathinam, and T. Sandirasegarane, "Reduced switch count pulse width modulated multilevel inverter," *IET Power Electron.*, vol. 10, no. 1, pp. 10–17, Jan. 2017.

- [21] E. Babaei, S. Laali, and Z. Bayat, "A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 922–929, Feb. 2015.
- [22] J. S. M. Ali, R. S. Alishah, N. Sandeep, S. H. Hosseini, E. Babaei, K. Vijayakumar, and U. R. Yaragatti, "A new generalized multilevel converter topology based on cascaded connection of basic units," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 4, pp. 2498–2512, Dec. 2019.
- [23] A. Nazemi Babadi, O. Salari, M. J. Mojibian, and M. T. Bina, "Modified multilevel inverters with reduced structures based on PackedU-cell," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 2, pp. 874–887, Jun. 2018.
- [24] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimal design of new cascaded switch-ladder multilevel inverter structure," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2072–2080, Mar. 2017.
- [25] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 858–867, Aug. 2002.
- [26] M. A. Memon, S. Mekhilef, M. Mubin, and M. Aamir, "Selective harmonic elimination in inverters using bio-inspired intelligent algorithms for renewable energy conversion applications: A review," *Renew. Sustain. Energy Rev.*, vol. 82, pp. 2235–2253, Feb. 2018.
- [27] M. A. Memon, S. Mekhilef, M. Mubin, M. D. Siddique, and M. Dardeer, "Comparative analysis of optimal and fixed input DC sources with selective harmonic elimination pulse width modulation," in *Proc. IEEE Conf. Power Electron. Renew. Energy (CPERE)*, Aswan City, Egypt, Oct. 2019, pp. 94–98.
- [28] M. A. Memon, S. Mekhilef, and M. Mubin, "Selective harmonic elimination in multilevel inverter using hybrid APSO algorithm," *IET Power Electron.*, vol. 11, no. 10, pp. 1673–1680, Aug. 2018.



MARIF DAULA SIDDIQUE (Member, IEEE) was born in Chhapra, India, in 1992. He received the B.Tech. and M.Tech. degrees in electrical engineering from Aligarh Muslim University (AMU), in 2014 and 2016, respectively. He is currently pursuing the Ph.D. degree with the Power Electronics and Renewable Energy Research Laboratory (PEARL), Department of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia. He is also working as a Research Assistant with the

Department of Electrical Engineering, Qatar University, Doha, Qatar. He has authored or coauthored more than 25 publications in international journals and conference proceedings. His research interests include step-up power electronics converters (dc/ac and dc/dc) and multilevel inverter topologies and their control. He is also serving as a regular reviewer for various journals of IEEE and IET.



ATIF IQBAL (Senior Member, IEEE) received the B.Sc. and M.Sc. degrees in power system and drives (engineering) from Aligarh Muslim University (AMU), Aligarh, India, in 1991 and 1996, respectively, the Ph.D. degree from Liverpool John Moores University, Liverpool, U.K., in 2006, and the D.Sc. (Habilitation) degree in control, informatics and electrical engineering from the Gdansk University of Technology, Poland, in 2019. He has been employed as a Lecturer with the Department

of Electrical Engineering, AMU, since 1991, where he has served as a Full Professor until August 2016. He is currently a Full Professor with the Department of Electrical Engineering, Qatar University, and a Former Full Professor of electrical engineering with AMU. He has published widely in international journals and conferences. His research findings related to power electronics, variable speed drives, and renewable energy sources. He has authored/coauthored more than 420 research articles and four books and several chapters in edited books. He has supervised several large Research and Development projects worth more than multimillion USD. He has supervised and co-supervised several Ph.D. students. His research interests include smart grid, complex energy transition, active distribution networks, electric vehicles drivetrain, sustainable development and energy security, distributed energy generation, and multiphase motor drive systems. He is also a Fellow of IET, U.K., and IE, India. He also received the Maulana Tufail Ahmad Gold Medal for his B.Sc.Engg. (electrical) from AMU in 1991. He was a recipient of Outstanding Faculty Merit Award academic year 2014-2015 and the Research excellence awards from Qatar University in 2015 and 2019. He also received several best research papers awards from IEEE ICIT-2013, IET-SEISCON-2013, SIGMA 2018, IEEE CENCON 2019, and IEEE ICIOT 2020. He is also the Vice-Chair of the IEEE Qatar section. He also serves an Associate Editor for IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS and IEEE Access, the Editor-in-Chief for i-manager's Journal of Electrical Engineering, and the Former Associate Editor for IEEE TRANSACTIONS ON INDUSTRY APPLICATION.



MUDASIR AHMED MEMON received the B.E. degree in electronic engineering and the M.E. degree in electronic systems engineering from the Mehran University of Engineering and Technology, Jamshoro, Pakistan, in 2008 and 2015, respectively, and the Ph.D. degree in power electronics from the University of Malaya, Kuala Lumpur, Malaysia, in 2019. He is currently working as an Assistant Professor with the Department of Electronic Engineering, Faculty of Engineering and

Technology, University of Sindh, Jamshoro. His research interests include multilevel inverters, power quality, and control strategies.



SAAD MEKHILEF (Senior Member, IEEE) received the bachelor's degree in electrical engineering from the University of Setif, Setif, Algeria, in 1995, and the master's degree in engineering science and the Ph.D. degree in electrical engineering from the University of Malaya, Kuala Lumpur, Malaysia, in 1998 and 2003, respectively. He is currently a Professor and the Director of the Power Electronics and Renewable Energy Research Laboratory, Department of Electrical Engineering,

University of Malaya. He is also the Dean of the Faculty of Engineering, University of Malaya. He is also a Distinguished Adjunct Professor with the Faculty of Science, Engineering and Technology, School of Software and Electrical Engineering, Swinburne University of Technology, Melbourne, VIC, Australia. He has authored or coauthored more than 550 publications in international journals and conference proceedings. His current research interests include power converter topologies, control of power converters, renewable energy, and energy efficiency. He is also serving as an Editor for *Renewable and Sustainable Energy Reviews*; an Associate Editor for IEEE TRANSACTIONS ON POWER ELECTRONICS, IEEE OPEN JOURNAL OF INDUSTRIAL ELECTRONICS, INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, and JOURNAL OF POWER ELECTRONICS; and a Guest Editor for IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN INDUSTRIAL ELECTRONICS, *IET Power Electronics, IET Renewable Power Generation*, and *International Transactions on Electrical Energy Systems*.

...